root / target-mips / exec.h @ aa343735
History | View | Annotate | Download (6.8 kB)
1 | 6af0bf9c | bellard | #if !defined(__QEMU_MIPS_EXEC_H__)
|
---|---|---|---|
2 | 6af0bf9c | bellard | #define __QEMU_MIPS_EXEC_H__
|
3 | 6af0bf9c | bellard | |
4 | 01dbbdf1 | bellard | //#define DEBUG_OP
|
5 | 6af0bf9c | bellard | |
6 | c570fd16 | ths | #include "config.h" |
7 | 6af0bf9c | bellard | #include "mips-defs.h" |
8 | 6af0bf9c | bellard | #include "dyngen-exec.h" |
9 | 01179c38 | ths | #include "cpu-defs.h" |
10 | 6af0bf9c | bellard | |
11 | 6af0bf9c | bellard | register struct CPUMIPSState *env asm(AREG0); |
12 | 6af0bf9c | bellard | |
13 | c570fd16 | ths | #if TARGET_LONG_BITS > HOST_LONG_BITS
|
14 | c570fd16 | ths | #define T0 (env->t0)
|
15 | c570fd16 | ths | #define T1 (env->t1)
|
16 | c570fd16 | ths | #define T2 (env->t2)
|
17 | c570fd16 | ths | #else
|
18 | 01179c38 | ths | register target_ulong T0 asm(AREG1); |
19 | 01179c38 | ths | register target_ulong T1 asm(AREG2); |
20 | 01179c38 | ths | register target_ulong T2 asm(AREG3); |
21 | c570fd16 | ths | #endif
|
22 | 6af0bf9c | bellard | |
23 | 6af0bf9c | bellard | #if defined (USE_HOST_FLOAT_REGS)
|
24 | 6ea83fed | bellard | #error "implement me." |
25 | 6af0bf9c | bellard | #else
|
26 | ead9360e | ths | #define FDT0 (env->fpu->ft0.fd)
|
27 | ead9360e | ths | #define FDT1 (env->fpu->ft1.fd)
|
28 | ead9360e | ths | #define FDT2 (env->fpu->ft2.fd)
|
29 | ead9360e | ths | #define FST0 (env->fpu->ft0.fs[FP_ENDIAN_IDX])
|
30 | ead9360e | ths | #define FST1 (env->fpu->ft1.fs[FP_ENDIAN_IDX])
|
31 | ead9360e | ths | #define FST2 (env->fpu->ft2.fs[FP_ENDIAN_IDX])
|
32 | ead9360e | ths | #define FSTH0 (env->fpu->ft0.fs[!FP_ENDIAN_IDX])
|
33 | ead9360e | ths | #define FSTH1 (env->fpu->ft1.fs[!FP_ENDIAN_IDX])
|
34 | ead9360e | ths | #define FSTH2 (env->fpu->ft2.fs[!FP_ENDIAN_IDX])
|
35 | ead9360e | ths | #define DT0 (env->fpu->ft0.d)
|
36 | ead9360e | ths | #define DT1 (env->fpu->ft1.d)
|
37 | ead9360e | ths | #define DT2 (env->fpu->ft2.d)
|
38 | ead9360e | ths | #define WT0 (env->fpu->ft0.w[FP_ENDIAN_IDX])
|
39 | ead9360e | ths | #define WT1 (env->fpu->ft1.w[FP_ENDIAN_IDX])
|
40 | ead9360e | ths | #define WT2 (env->fpu->ft2.w[FP_ENDIAN_IDX])
|
41 | ead9360e | ths | #define WTH0 (env->fpu->ft0.w[!FP_ENDIAN_IDX])
|
42 | ead9360e | ths | #define WTH1 (env->fpu->ft1.w[!FP_ENDIAN_IDX])
|
43 | ead9360e | ths | #define WTH2 (env->fpu->ft2.w[!FP_ENDIAN_IDX])
|
44 | 6af0bf9c | bellard | #endif
|
45 | 6af0bf9c | bellard | |
46 | 6af0bf9c | bellard | #if defined (DEBUG_OP)
|
47 | 70ead434 | ths | # define RETURN() __asm__ __volatile__("nop" : : : "memory"); |
48 | 6af0bf9c | bellard | #else
|
49 | 70ead434 | ths | # define RETURN() __asm__ __volatile__("" : : : "memory"); |
50 | 6af0bf9c | bellard | #endif
|
51 | 6af0bf9c | bellard | |
52 | 6af0bf9c | bellard | #include "cpu.h" |
53 | 6af0bf9c | bellard | #include "exec-all.h" |
54 | 6af0bf9c | bellard | |
55 | 6af0bf9c | bellard | #if !defined(CONFIG_USER_ONLY)
|
56 | a9049a07 | bellard | #include "softmmu_exec.h" |
57 | 6af0bf9c | bellard | #endif /* !defined(CONFIG_USER_ONLY) */ |
58 | 6af0bf9c | bellard | |
59 | 540635ba | ths | #if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
60 | c570fd16 | ths | #if TARGET_LONG_BITS > HOST_LONG_BITS
|
61 | c570fd16 | ths | void do_dsll (void); |
62 | c570fd16 | ths | void do_dsll32 (void); |
63 | c570fd16 | ths | void do_dsra (void); |
64 | c570fd16 | ths | void do_dsra32 (void); |
65 | c570fd16 | ths | void do_dsrl (void); |
66 | c570fd16 | ths | void do_dsrl32 (void); |
67 | c570fd16 | ths | void do_drotr (void); |
68 | c570fd16 | ths | void do_drotr32 (void); |
69 | c570fd16 | ths | void do_dsllv (void); |
70 | c570fd16 | ths | void do_dsrav (void); |
71 | c570fd16 | ths | void do_dsrlv (void); |
72 | c570fd16 | ths | void do_drotrv (void); |
73 | c570fd16 | ths | #endif
|
74 | c570fd16 | ths | #endif
|
75 | c570fd16 | ths | |
76 | 80c27194 | ths | #if HOST_LONG_BITS < 64 |
77 | 80c27194 | ths | void do_div (void); |
78 | 80c27194 | ths | #endif
|
79 | c570fd16 | ths | #if TARGET_LONG_BITS > HOST_LONG_BITS
|
80 | 6af0bf9c | bellard | void do_mult (void); |
81 | 6af0bf9c | bellard | void do_multu (void); |
82 | 6af0bf9c | bellard | void do_madd (void); |
83 | 6af0bf9c | bellard | void do_maddu (void); |
84 | 6af0bf9c | bellard | void do_msub (void); |
85 | 6af0bf9c | bellard | void do_msubu (void); |
86 | 80c27194 | ths | #endif
|
87 | 540635ba | ths | #if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
88 | c570fd16 | ths | void do_ddiv (void); |
89 | 80c27194 | ths | #if TARGET_LONG_BITS > HOST_LONG_BITS
|
90 | c570fd16 | ths | void do_ddivu (void); |
91 | c570fd16 | ths | #endif
|
92 | 6af0bf9c | bellard | #endif
|
93 | 873eb012 | ths | void do_mfc0_random(void); |
94 | 873eb012 | ths | void do_mfc0_count(void); |
95 | 7a387fff | ths | void do_mtc0_entryhi(uint32_t in);
|
96 | 8c0fdd85 | ths | void do_mtc0_status_debug(uint32_t old, uint32_t val);
|
97 | 8c0fdd85 | ths | void do_mtc0_status_irqraise_debug(void); |
98 | 6ea83fed | bellard | void dump_fpu(CPUState *env);
|
99 | 5fafdf24 | ths | void fpu_dump_state(CPUState *env, FILE *f,
|
100 | 6ea83fed | bellard | int (*fpu_fprintf)(FILE *f, const char *fmt, ...), |
101 | 6ea83fed | bellard | int flags);
|
102 | 6ea83fed | bellard | void dump_sc (void); |
103 | 6af0bf9c | bellard | void do_pmon (int function); |
104 | 6af0bf9c | bellard | |
105 | d2ec1774 | pbrook | void dump_sc (void); |
106 | d2ec1774 | pbrook | |
107 | 6af0bf9c | bellard | int cpu_mips_handle_mmu_fault (CPUState *env, target_ulong address, int rw, |
108 | 6af0bf9c | bellard | int is_user, int is_softmmu); |
109 | 6af0bf9c | bellard | void do_interrupt (CPUState *env);
|
110 | 29929e34 | ths | void r4k_invalidate_tlb (CPUState *env, int idx, int use_extra); |
111 | 6af0bf9c | bellard | |
112 | 6af0bf9c | bellard | void cpu_loop_exit(void); |
113 | 6af0bf9c | bellard | void do_raise_exception_err (uint32_t exception, int error_code); |
114 | 6af0bf9c | bellard | void do_raise_exception (uint32_t exception);
|
115 | e397ee33 | ths | void do_raise_exception_direct_err (uint32_t exception, int error_code); |
116 | 4ad40f36 | bellard | void do_raise_exception_direct (uint32_t exception);
|
117 | 6af0bf9c | bellard | |
118 | 5fafdf24 | ths | void cpu_dump_state(CPUState *env, FILE *f,
|
119 | 6af0bf9c | bellard | int (*cpu_fprintf)(FILE *f, const char *fmt, ...), |
120 | 6af0bf9c | bellard | int flags);
|
121 | 6af0bf9c | bellard | void cpu_mips_irqctrl_init (void); |
122 | 6af0bf9c | bellard | uint32_t cpu_mips_get_random (CPUState *env); |
123 | 6af0bf9c | bellard | uint32_t cpu_mips_get_count (CPUState *env); |
124 | 6af0bf9c | bellard | void cpu_mips_store_count (CPUState *env, uint32_t value);
|
125 | 6af0bf9c | bellard | void cpu_mips_store_compare (CPUState *env, uint32_t value);
|
126 | 42532189 | ths | void cpu_mips_start_count(CPUState *env);
|
127 | 42532189 | ths | void cpu_mips_stop_count(CPUState *env);
|
128 | a4bc3afc | ths | void cpu_mips_update_irq (CPUState *env);
|
129 | 6af0bf9c | bellard | void cpu_mips_clock_init (CPUState *env);
|
130 | 814b9a47 | ths | void cpu_mips_tlb_flush (CPUState *env, int flush_global); |
131 | 6af0bf9c | bellard | |
132 | ead9360e | ths | void do_cfc1 (int reg); |
133 | ead9360e | ths | void do_ctc1 (int reg); |
134 | 57fa1fb3 | ths | |
135 | 57fa1fb3 | ths | #define FOP_PROTO(op) \
|
136 | 57fa1fb3 | ths | void do_float_ ## op ## _s(void); \ |
137 | 57fa1fb3 | ths | void do_float_ ## op ## _d(void); |
138 | 57fa1fb3 | ths | FOP_PROTO(roundl) |
139 | 57fa1fb3 | ths | FOP_PROTO(roundw) |
140 | 57fa1fb3 | ths | FOP_PROTO(truncl) |
141 | 57fa1fb3 | ths | FOP_PROTO(truncw) |
142 | 57fa1fb3 | ths | FOP_PROTO(ceill) |
143 | 57fa1fb3 | ths | FOP_PROTO(ceilw) |
144 | 57fa1fb3 | ths | FOP_PROTO(floorl) |
145 | 57fa1fb3 | ths | FOP_PROTO(floorw) |
146 | 57fa1fb3 | ths | FOP_PROTO(rsqrt) |
147 | 57fa1fb3 | ths | FOP_PROTO(recip) |
148 | 57fa1fb3 | ths | #undef FOP_PROTO
|
149 | 57fa1fb3 | ths | |
150 | 57fa1fb3 | ths | #define FOP_PROTO(op) \
|
151 | 57fa1fb3 | ths | void do_float_ ## op ## _s(void); \ |
152 | 57fa1fb3 | ths | void do_float_ ## op ## _d(void); \ |
153 | 57fa1fb3 | ths | void do_float_ ## op ## _ps(void); |
154 | 57fa1fb3 | ths | FOP_PROTO(add) |
155 | 57fa1fb3 | ths | FOP_PROTO(sub) |
156 | 57fa1fb3 | ths | FOP_PROTO(mul) |
157 | 57fa1fb3 | ths | FOP_PROTO(div) |
158 | 57fa1fb3 | ths | FOP_PROTO(recip1) |
159 | 57fa1fb3 | ths | FOP_PROTO(recip2) |
160 | 57fa1fb3 | ths | FOP_PROTO(rsqrt1) |
161 | 57fa1fb3 | ths | FOP_PROTO(rsqrt2) |
162 | 57fa1fb3 | ths | #undef FOP_PROTO
|
163 | 57fa1fb3 | ths | |
164 | fd4a04eb | ths | void do_float_cvtd_s(void); |
165 | fd4a04eb | ths | void do_float_cvtd_w(void); |
166 | fd4a04eb | ths | void do_float_cvtd_l(void); |
167 | fd4a04eb | ths | void do_float_cvtl_d(void); |
168 | fd4a04eb | ths | void do_float_cvtl_s(void); |
169 | fd4a04eb | ths | void do_float_cvtps_pw(void); |
170 | fd4a04eb | ths | void do_float_cvtpw_ps(void); |
171 | fd4a04eb | ths | void do_float_cvts_d(void); |
172 | fd4a04eb | ths | void do_float_cvts_w(void); |
173 | fd4a04eb | ths | void do_float_cvts_l(void); |
174 | fd4a04eb | ths | void do_float_cvts_pl(void); |
175 | fd4a04eb | ths | void do_float_cvts_pu(void); |
176 | fd4a04eb | ths | void do_float_cvtw_s(void); |
177 | fd4a04eb | ths | void do_float_cvtw_d(void); |
178 | 57fa1fb3 | ths | |
179 | fd4a04eb | ths | void do_float_addr_ps(void); |
180 | 57fa1fb3 | ths | void do_float_mulr_ps(void); |
181 | fd4a04eb | ths | |
182 | 57fa1fb3 | ths | #define FOP_PROTO(op) \
|
183 | fd4a04eb | ths | void do_cmp_d_ ## op(long cc); \ |
184 | fd4a04eb | ths | void do_cmpabs_d_ ## op(long cc); \ |
185 | fd4a04eb | ths | void do_cmp_s_ ## op(long cc); \ |
186 | fd4a04eb | ths | void do_cmpabs_s_ ## op(long cc); \ |
187 | fd4a04eb | ths | void do_cmp_ps_ ## op(long cc); \ |
188 | fd4a04eb | ths | void do_cmpabs_ps_ ## op(long cc); |
189 | fd4a04eb | ths | |
190 | 57fa1fb3 | ths | FOP_PROTO(f) |
191 | 57fa1fb3 | ths | FOP_PROTO(un) |
192 | 57fa1fb3 | ths | FOP_PROTO(eq) |
193 | 57fa1fb3 | ths | FOP_PROTO(ueq) |
194 | 57fa1fb3 | ths | FOP_PROTO(olt) |
195 | 57fa1fb3 | ths | FOP_PROTO(ult) |
196 | 57fa1fb3 | ths | FOP_PROTO(ole) |
197 | 57fa1fb3 | ths | FOP_PROTO(ule) |
198 | 57fa1fb3 | ths | FOP_PROTO(sf) |
199 | 57fa1fb3 | ths | FOP_PROTO(ngle) |
200 | 57fa1fb3 | ths | FOP_PROTO(seq) |
201 | 57fa1fb3 | ths | FOP_PROTO(ngl) |
202 | 57fa1fb3 | ths | FOP_PROTO(lt) |
203 | 57fa1fb3 | ths | FOP_PROTO(nge) |
204 | 57fa1fb3 | ths | FOP_PROTO(le) |
205 | 57fa1fb3 | ths | FOP_PROTO(ngt) |
206 | 57fa1fb3 | ths | #undef FOP_PROTO
|
207 | fd4a04eb | ths | |
208 | aa343735 | ths | static always_inline void env_to_regs(void) |
209 | bfed01fc | ths | { |
210 | bfed01fc | ths | } |
211 | bfed01fc | ths | |
212 | aa343735 | ths | static always_inline void regs_to_env(void) |
213 | bfed01fc | ths | { |
214 | bfed01fc | ths | } |
215 | bfed01fc | ths | |
216 | aa343735 | ths | static always_inline int cpu_halted(CPUState *env) |
217 | 08fa4bab | ths | { |
218 | bfed01fc | ths | if (!env->halted)
|
219 | bfed01fc | ths | return 0; |
220 | bfed01fc | ths | if (env->interrupt_request &
|
221 | bfed01fc | ths | (CPU_INTERRUPT_HARD | CPU_INTERRUPT_TIMER)) { |
222 | bfed01fc | ths | env->halted = 0;
|
223 | bfed01fc | ths | return 0; |
224 | bfed01fc | ths | } |
225 | bfed01fc | ths | return EXCP_HALTED;
|
226 | bfed01fc | ths | } |
227 | bfed01fc | ths | |
228 | aa343735 | ths | static always_inline void compute_hflags(CPUState *env) |
229 | 08fa4bab | ths | { |
230 | 08fa4bab | ths | env->hflags &= ~(MIPS_HFLAG_64 | MIPS_HFLAG_CP0 | MIPS_HFLAG_F64 | |
231 | 08fa4bab | ths | MIPS_HFLAG_FPU | MIPS_HFLAG_UM); |
232 | 08fa4bab | ths | if (!(env->CP0_Status & (1 << CP0St_EXL)) && |
233 | 08fa4bab | ths | !(env->CP0_Status & (1 << CP0St_ERL)) &&
|
234 | 671880e6 | ths | !(env->hflags & MIPS_HFLAG_DM)) { |
235 | 671880e6 | ths | if (env->CP0_Status & (1 << CP0St_UM)) |
236 | 671880e6 | ths | env->hflags |= MIPS_HFLAG_UM; |
237 | 671880e6 | ths | if (env->CP0_Status & (1 << CP0St_R0)) |
238 | 671880e6 | ths | env->hflags |= MIPS_HFLAG_SM; |
239 | 671880e6 | ths | } |
240 | 540635ba | ths | #if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
241 | 08fa4bab | ths | if (!(env->hflags & MIPS_HFLAG_UM) ||
|
242 | 08fa4bab | ths | (env->CP0_Status & (1 << CP0St_PX)) ||
|
243 | 08fa4bab | ths | (env->CP0_Status & (1 << CP0St_UX)))
|
244 | 08fa4bab | ths | env->hflags |= MIPS_HFLAG_64; |
245 | 08fa4bab | ths | #endif
|
246 | 671880e6 | ths | if ((env->CP0_Status & (1 << CP0St_CU0)) || |
247 | 671880e6 | ths | (!(env->hflags & MIPS_HFLAG_UM) && |
248 | 671880e6 | ths | !(env->hflags & MIPS_HFLAG_SM))) |
249 | 08fa4bab | ths | env->hflags |= MIPS_HFLAG_CP0; |
250 | 08fa4bab | ths | if (env->CP0_Status & (1 << CP0St_CU1)) |
251 | 08fa4bab | ths | env->hflags |= MIPS_HFLAG_FPU; |
252 | 08fa4bab | ths | if (env->CP0_Status & (1 << CP0St_FR)) |
253 | 08fa4bab | ths | env->hflags |= MIPS_HFLAG_F64; |
254 | 08fa4bab | ths | } |
255 | 08fa4bab | ths | |
256 | 6af0bf9c | bellard | #endif /* !defined(__QEMU_MIPS_EXEC_H__) */ |