Statistics
| Branch: | Revision:

root / target-mips / mips-defs.h @ aa343735

History | View | Annotate | Download (1.6 kB)

1 6af0bf9c bellard
#if !defined (__QEMU_MIPS_DEFS_H__)
2 6af0bf9c bellard
#define __QEMU_MIPS_DEFS_H__
3 6af0bf9c bellard
4 6af0bf9c bellard
/* If we want to use host float regs... */
5 6af0bf9c bellard
//#define USE_HOST_FLOAT_REGS
6 6af0bf9c bellard
7 6af0bf9c bellard
/* real pages are variable size... */
8 6af0bf9c bellard
#define TARGET_PAGE_BITS 12
9 814b9a47 ths
#define MIPS_TLB_MAX 128
10 6af0bf9c bellard
11 540635ba ths
#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
12 c570fd16 ths
#define TARGET_LONG_BITS 64
13 c570fd16 ths
#else
14 c570fd16 ths
#define TARGET_LONG_BITS 32
15 c570fd16 ths
#endif
16 c570fd16 ths
17 e189e748 ths
/* Masks used to mark instructions to indicate which ISA level they
18 e189e748 ths
   were introduced in. */
19 e189e748 ths
#define                ISA_MIPS1        0x00000001
20 e189e748 ths
#define                ISA_MIPS2        0x00000002
21 e189e748 ths
#define                ISA_MIPS3        0x00000004
22 e189e748 ths
#define                ISA_MIPS4        0x00000008
23 e189e748 ths
#define                ISA_MIPS5        0x00000010
24 e189e748 ths
#define                ISA_MIPS32        0x00000020
25 e189e748 ths
#define                ISA_MIPS32R2        0x00000040
26 e189e748 ths
#define                ISA_MIPS64        0x00000080
27 e189e748 ths
#define                ISA_MIPS64R2        0x00000100
28 e189e748 ths
29 e189e748 ths
/* MIPS ASE */
30 e189e748 ths
#define                ASE_MIPS16        0x00001000
31 e189e748 ths
#define                ASE_MIPS3D        0x00002000
32 e189e748 ths
#define                ASE_MDMX        0x00004000
33 e189e748 ths
#define                ASE_DSP                0x00008000
34 e189e748 ths
#define                ASE_DSPR2        0x00010000
35 e189e748 ths
36 e189e748 ths
/* Chip specific instructions.   */
37 e189e748 ths
/* Currently void */
38 e189e748 ths
39 e189e748 ths
/* MIPS CPU defines.  */
40 e189e748 ths
#define                CPU_MIPS1        (ISA_MIPS1)
41 e189e748 ths
#define                CPU_MIPS2        (CPU_MIPS1 | ISA_MIPS2)
42 e189e748 ths
#define                CPU_MIPS3        (CPU_MIPS2 | ISA_MIPS3)
43 e189e748 ths
#define                CPU_MIPS4        (CPU_MIPS3 | ISA_MIPS4)
44 e189e748 ths
#define                CPU_MIPS5        (CPU_MIPS4 | ISA_MIPS5)
45 e189e748 ths
46 e189e748 ths
#define                CPU_MIPS32        (CPU_MIPS2 | ISA_MIPS32)
47 e189e748 ths
#define                CPU_MIPS64        (CPU_MIPS5 | CPU_MIPS32 | ISA_MIPS64)
48 e189e748 ths
49 e189e748 ths
#define                CPU_MIPS32R2        (CPU_MIPS32 | ISA_MIPS32R2)
50 e189e748 ths
#define                CPU_MIPS64R2        (CPU_MIPS64 | CPU_MIPS32R2 | ISA_MIPS64R2)
51 e189e748 ths
52 19221bda ths
/* Strictly follow the architecture standard:
53 19221bda ths
   - Disallow "special" instruction handling for PMON/SPIM.
54 19221bda ths
   Note that we still maintain Count/Compare to match the host clock. */
55 b48cfdff ths
//#define MIPS_STRICT_STANDARD 1
56 b48cfdff ths
57 6af0bf9c bellard
#endif /* !defined (__QEMU_MIPS_DEFS_H__) */