Revision add1e7ea tcg/tcg-op.h
b/tcg/tcg-op.h | ||
---|---|---|
1827 | 1827 |
tcg_gen_op4i_i32(INDEX_op_setcond_i32, ret, arg1, arg2, cond); |
1828 | 1828 |
} |
1829 | 1829 |
|
1830 |
static inline void tcg_gen_setcondi_i32(int cond, TCGv_i32 ret, TCGv_i32 arg1, |
|
1831 |
int32_t arg2) |
|
1832 |
{ |
|
1833 |
TCGv_i32 t0 = tcg_const_i32(arg2); |
|
1834 |
tcg_gen_setcond_i32(cond, ret, arg1, t0); |
|
1835 |
tcg_temp_free_i32(t0); |
|
1836 |
} |
|
1837 |
|
|
1830 | 1838 |
static inline void tcg_gen_setcond_i64(int cond, TCGv_i64 ret, |
1831 | 1839 |
TCGv_i64 arg1, TCGv_i64 arg2) |
1832 | 1840 |
{ |
... | ... | |
1840 | 1848 |
#endif |
1841 | 1849 |
} |
1842 | 1850 |
|
1851 |
static inline void tcg_gen_setcondi_i64(int cond, TCGv_i64 ret, TCGv_i64 arg1, |
|
1852 |
int64_t arg2) |
|
1853 |
{ |
|
1854 |
TCGv_i64 t0 = tcg_const_i64(arg2); |
|
1855 |
tcg_gen_setcond_i64(cond, ret, arg1, t0); |
|
1856 |
tcg_temp_free_i64(t0); |
|
1857 |
} |
|
1858 |
|
|
1843 | 1859 |
/***************************************/ |
1844 | 1860 |
/* QEMU specific operations. Their type depend on the QEMU CPU |
1845 | 1861 |
type. */ |
... | ... | |
2113 | 2129 |
#define tcg_gen_brcond_tl tcg_gen_brcond_i64 |
2114 | 2130 |
#define tcg_gen_brcondi_tl tcg_gen_brcondi_i64 |
2115 | 2131 |
#define tcg_gen_setcond_tl tcg_gen_setcond_i64 |
2132 |
#define tcg_gen_setcondi_tl tcg_gen_setcondi_i64 |
|
2116 | 2133 |
#define tcg_gen_mul_tl tcg_gen_mul_i64 |
2117 | 2134 |
#define tcg_gen_muli_tl tcg_gen_muli_i64 |
2118 | 2135 |
#define tcg_gen_div_tl tcg_gen_div_i64 |
... | ... | |
2184 | 2201 |
#define tcg_gen_brcond_tl tcg_gen_brcond_i32 |
2185 | 2202 |
#define tcg_gen_brcondi_tl tcg_gen_brcondi_i32 |
2186 | 2203 |
#define tcg_gen_setcond_tl tcg_gen_setcond_i32 |
2204 |
#define tcg_gen_setcondi_tl tcg_gen_setcondi_i32 |
|
2187 | 2205 |
#define tcg_gen_mul_tl tcg_gen_mul_i32 |
2188 | 2206 |
#define tcg_gen_muli_tl tcg_gen_muli_i32 |
2189 | 2207 |
#define tcg_gen_div_tl tcg_gen_div_i32 |
Also available in: Unified diff