Revision adf3c8b6
b/target-alpha/translate.c | ||
---|---|---|
390 | 390 |
static always_inline void gen_cmov (DisasContext *ctx, |
391 | 391 |
TCGCond inv_cond, |
392 | 392 |
int ra, int rb, int rc, |
393 |
int islit, int8_t lit, int mask) |
|
393 |
int islit, uint8_t lit, int mask)
|
|
394 | 394 |
{ |
395 | 395 |
int l1; |
396 | 396 |
|
... | ... | |
477 | 477 |
/* EXTWH, EXTWH, EXTLH, EXTQH */ |
478 | 478 |
static always_inline void gen_ext_h(void (*tcg_gen_ext_i64)(TCGv t0, TCGv t1), |
479 | 479 |
int ra, int rb, int rc, |
480 |
int islit, int8_t lit) |
|
480 |
int islit, uint8_t lit)
|
|
481 | 481 |
{ |
482 | 482 |
if (unlikely(rc == 31)) |
483 | 483 |
return; |
... | ... | |
508 | 508 |
/* EXTBL, EXTWL, EXTWL, EXTLL, EXTQL */ |
509 | 509 |
static always_inline void gen_ext_l(void (*tcg_gen_ext_i64)(TCGv t0, TCGv t1), |
510 | 510 |
int ra, int rb, int rc, |
511 |
int islit, int8_t lit) |
|
511 |
int islit, uint8_t lit)
|
|
512 | 512 |
{ |
513 | 513 |
if (unlikely(rc == 31)) |
514 | 514 |
return; |
... | ... | |
567 | 567 |
int32_t disp21, disp16, disp12; |
568 | 568 |
uint16_t fn11, fn16; |
569 | 569 |
uint8_t opc, ra, rb, rc, sbz, fpfn, fn7, fn2, islit; |
570 |
int8_t lit; |
|
570 |
uint8_t lit;
|
|
571 | 571 |
int ret; |
572 | 572 |
|
573 | 573 |
/* Decode all instruction fields */ |
Also available in: Unified diff