Revision af090497 target-sh4/cpu.h
b/target-sh4/cpu.h | ||
---|---|---|
72 | 72 |
* The use of DELAY_SLOT_TRUE flag makes us accept such SR_T modification. |
73 | 73 |
*/ |
74 | 74 |
|
75 |
/* XXXXX The structure could be made more compact */ |
|
76 | 75 |
typedef struct tlb_t { |
77 |
uint8_t asid; /* address space identifier */ |
|
78 | 76 |
uint32_t vpn; /* virtual page number */ |
79 |
uint8_t v; /* validity */ |
|
80 | 77 |
uint32_t ppn; /* physical page number */ |
81 |
uint8_t sz; /* page size */ |
|
82 |
uint32_t size; /* cached page size in bytes */ |
|
83 |
uint8_t sh; /* share status */ |
|
84 |
uint8_t c; /* cacheability */ |
|
85 |
uint8_t pr; /* protection key */ |
|
86 |
uint8_t d; /* dirty */ |
|
87 |
uint8_t wt; /* write through */ |
|
88 |
uint8_t sa; /* space attribute (PCMCIA) */ |
|
89 |
uint8_t tc; /* timing control */ |
|
78 |
uint32_t size; /* mapped page size in bytes */ |
|
79 |
uint8_t asid; /* address space identifier */ |
|
80 |
uint8_t v:1; /* validity */ |
|
81 |
uint8_t sz:2; /* page size */ |
|
82 |
uint8_t sh:1; /* share status */ |
|
83 |
uint8_t c:1; /* cacheability */ |
|
84 |
uint8_t pr:2; /* protection key */ |
|
85 |
uint8_t d:1; /* dirty */ |
|
86 |
uint8_t wt:1; /* write through */ |
|
87 |
uint8_t sa:3; /* space attribute (PCMCIA) */ |
|
88 |
uint8_t tc:1; /* timing control */ |
|
90 | 89 |
} tlb_t; |
91 | 90 |
|
92 | 91 |
#define UTLB_SIZE 64 |
Also available in: Unified diff