Revision afcea8cb ioport.c
| b/ioport.c | ||
|---|---|---|
| 192 | 192 |
|
| 193 | 193 |
/***********************************************************/ |
| 194 | 194 |
|
| 195 |
void cpu_outb(CPUState *env, pio_addr_t addr, uint8_t val)
|
|
| 195 |
void cpu_outb(pio_addr_t addr, uint8_t val) |
|
| 196 | 196 |
{
|
| 197 | 197 |
LOG_IOPORT("outb: %04"FMT_pioaddr" %02"PRIx8"\n", addr, val);
|
| 198 | 198 |
ioport_write(0, addr, val); |
| 199 | 199 |
} |
| 200 | 200 |
|
| 201 |
void cpu_outw(CPUState *env, pio_addr_t addr, uint16_t val)
|
|
| 201 |
void cpu_outw(pio_addr_t addr, uint16_t val) |
|
| 202 | 202 |
{
|
| 203 | 203 |
LOG_IOPORT("outw: %04"FMT_pioaddr" %04"PRIx16"\n", addr, val);
|
| 204 | 204 |
ioport_write(1, addr, val); |
| 205 | 205 |
} |
| 206 | 206 |
|
| 207 |
void cpu_outl(CPUState *env, pio_addr_t addr, uint32_t val)
|
|
| 207 |
void cpu_outl(pio_addr_t addr, uint32_t val) |
|
| 208 | 208 |
{
|
| 209 | 209 |
LOG_IOPORT("outl: %04"FMT_pioaddr" %08"PRIx32"\n", addr, val);
|
| 210 | 210 |
ioport_write(2, addr, val); |
| 211 | 211 |
} |
| 212 | 212 |
|
| 213 |
uint8_t cpu_inb(CPUState *env, pio_addr_t addr)
|
|
| 213 |
uint8_t cpu_inb(pio_addr_t addr) |
|
| 214 | 214 |
{
|
| 215 | 215 |
uint8_t val; |
| 216 | 216 |
val = ioport_read(0, addr); |
| ... | ... | |
| 218 | 218 |
return val; |
| 219 | 219 |
} |
| 220 | 220 |
|
| 221 |
uint16_t cpu_inw(CPUState *env, pio_addr_t addr)
|
|
| 221 |
uint16_t cpu_inw(pio_addr_t addr) |
|
| 222 | 222 |
{
|
| 223 | 223 |
uint16_t val; |
| 224 | 224 |
val = ioport_read(1, addr); |
| ... | ... | |
| 226 | 226 |
return val; |
| 227 | 227 |
} |
| 228 | 228 |
|
| 229 |
uint32_t cpu_inl(CPUState *env, pio_addr_t addr)
|
|
| 229 |
uint32_t cpu_inl(pio_addr_t addr) |
|
| 230 | 230 |
{
|
| 231 | 231 |
uint32_t val; |
| 232 | 232 |
val = ioport_read(2, addr); |
Also available in: Unified diff