Statistics
| Branch: | Revision:

root / tcg / x86_64 / tcg-target.c @ b03cce8e

History | View | Annotate | Download (36 kB)

1 c896fe29 bellard
/*
2 c896fe29 bellard
 * Tiny Code Generator for QEMU
3 c896fe29 bellard
 *
4 c896fe29 bellard
 * Copyright (c) 2008 Fabrice Bellard
5 c896fe29 bellard
 *
6 c896fe29 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 c896fe29 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 c896fe29 bellard
 * in the Software without restriction, including without limitation the rights
9 c896fe29 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 c896fe29 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 c896fe29 bellard
 * furnished to do so, subject to the following conditions:
12 c896fe29 bellard
 *
13 c896fe29 bellard
 * The above copyright notice and this permission notice shall be included in
14 c896fe29 bellard
 * all copies or substantial portions of the Software.
15 c896fe29 bellard
 *
16 c896fe29 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 c896fe29 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 c896fe29 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 c896fe29 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 c896fe29 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 c896fe29 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 c896fe29 bellard
 * THE SOFTWARE.
23 c896fe29 bellard
 */
24 c896fe29 bellard
const char *tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
25 c896fe29 bellard
    "%rax",
26 c896fe29 bellard
    "%rcx",
27 c896fe29 bellard
    "%rdx",
28 c896fe29 bellard
    "%rbx",
29 c896fe29 bellard
    "%rsp",
30 c896fe29 bellard
    "%rbp",
31 c896fe29 bellard
    "%rsi",
32 c896fe29 bellard
    "%rdi",
33 c896fe29 bellard
    "%r8",
34 c896fe29 bellard
    "%r9",
35 c896fe29 bellard
    "%r10",
36 c896fe29 bellard
    "%r11",
37 c896fe29 bellard
    "%r12",
38 c896fe29 bellard
    "%r13",
39 c896fe29 bellard
    "%r14",
40 c896fe29 bellard
    "%r15",
41 c896fe29 bellard
};
42 c896fe29 bellard
43 0954d0d9 blueswir1
int tcg_target_reg_alloc_order[] = {
44 c896fe29 bellard
    TCG_REG_RDI,
45 c896fe29 bellard
    TCG_REG_RSI,
46 c896fe29 bellard
    TCG_REG_RDX,
47 c896fe29 bellard
    TCG_REG_RCX,
48 c896fe29 bellard
    TCG_REG_R8,
49 c896fe29 bellard
    TCG_REG_R9,
50 c896fe29 bellard
    TCG_REG_RAX,
51 c896fe29 bellard
    TCG_REG_R10,
52 c896fe29 bellard
    TCG_REG_R11,
53 c896fe29 bellard
54 c896fe29 bellard
    TCG_REG_RBP,
55 c896fe29 bellard
    TCG_REG_RBX,
56 c896fe29 bellard
    TCG_REG_R12,
57 c896fe29 bellard
    TCG_REG_R13,
58 c896fe29 bellard
    TCG_REG_R14,
59 c896fe29 bellard
    TCG_REG_R15,
60 c896fe29 bellard
};
61 c896fe29 bellard
62 c896fe29 bellard
const int tcg_target_call_iarg_regs[6] = { 
63 c896fe29 bellard
    TCG_REG_RDI,
64 c896fe29 bellard
    TCG_REG_RSI,
65 c896fe29 bellard
    TCG_REG_RDX,
66 c896fe29 bellard
    TCG_REG_RCX,
67 c896fe29 bellard
    TCG_REG_R8,
68 c896fe29 bellard
    TCG_REG_R9,
69 c896fe29 bellard
};
70 c896fe29 bellard
71 c896fe29 bellard
const int tcg_target_call_oarg_regs[2] = { 
72 c896fe29 bellard
    TCG_REG_RAX, 
73 c896fe29 bellard
    TCG_REG_RDX 
74 c896fe29 bellard
};
75 c896fe29 bellard
76 b03cce8e bellard
static uint8_t *tb_ret_addr;
77 b03cce8e bellard
78 c896fe29 bellard
static void patch_reloc(uint8_t *code_ptr, int type, 
79 f54b3f92 aurel32
                        tcg_target_long value, tcg_target_long addend)
80 c896fe29 bellard
{
81 f54b3f92 aurel32
    value += addend;
82 c896fe29 bellard
    switch(type) {
83 c896fe29 bellard
    case R_X86_64_32:
84 c896fe29 bellard
        if (value != (uint32_t)value)
85 c896fe29 bellard
            tcg_abort();
86 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
87 c896fe29 bellard
        break;
88 c896fe29 bellard
    case R_X86_64_32S:
89 c896fe29 bellard
        if (value != (int32_t)value)
90 c896fe29 bellard
            tcg_abort();
91 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
92 c896fe29 bellard
        break;
93 c896fe29 bellard
    case R_386_PC32:
94 c896fe29 bellard
        value -= (long)code_ptr;
95 c896fe29 bellard
        if (value != (int32_t)value)
96 c896fe29 bellard
            tcg_abort();
97 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
98 c896fe29 bellard
        break;
99 c896fe29 bellard
    default:
100 c896fe29 bellard
        tcg_abort();
101 c896fe29 bellard
    }
102 c896fe29 bellard
}
103 c896fe29 bellard
104 c896fe29 bellard
/* maximum number of register used for input function arguments */
105 c896fe29 bellard
static inline int tcg_target_get_call_iarg_regs_count(int flags)
106 c896fe29 bellard
{
107 c896fe29 bellard
    return 6;
108 c896fe29 bellard
}
109 c896fe29 bellard
110 c896fe29 bellard
/* parse target specific constraints */
111 c896fe29 bellard
int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
112 c896fe29 bellard
{
113 c896fe29 bellard
    const char *ct_str;
114 c896fe29 bellard
115 c896fe29 bellard
    ct_str = *pct_str;
116 c896fe29 bellard
    switch(ct_str[0]) {
117 c896fe29 bellard
    case 'a':
118 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
119 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RAX);
120 c896fe29 bellard
        break;
121 c896fe29 bellard
    case 'b':
122 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
123 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RBX);
124 c896fe29 bellard
        break;
125 c896fe29 bellard
    case 'c':
126 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
127 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RCX);
128 c896fe29 bellard
        break;
129 c896fe29 bellard
    case 'd':
130 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
131 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RDX);
132 c896fe29 bellard
        break;
133 c896fe29 bellard
    case 'S':
134 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
135 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RSI);
136 c896fe29 bellard
        break;
137 c896fe29 bellard
    case 'D':
138 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
139 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_RDI);
140 c896fe29 bellard
        break;
141 c896fe29 bellard
    case 'q':
142 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
143 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xf);
144 c896fe29 bellard
        break;
145 c896fe29 bellard
    case 'r':
146 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
147 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xffff);
148 c896fe29 bellard
        break;
149 c896fe29 bellard
    case 'L': /* qemu_ld/st constraint */
150 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
151 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xffff);
152 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_RSI);
153 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_RDI);
154 c896fe29 bellard
        break;
155 c896fe29 bellard
    case 'e':
156 c896fe29 bellard
        ct->ct |= TCG_CT_CONST_S32;
157 c896fe29 bellard
        break;
158 c896fe29 bellard
    case 'Z':
159 c896fe29 bellard
        ct->ct |= TCG_CT_CONST_U32;
160 c896fe29 bellard
        break;
161 c896fe29 bellard
    default:
162 c896fe29 bellard
        return -1;
163 c896fe29 bellard
    }
164 c896fe29 bellard
    ct_str++;
165 c896fe29 bellard
    *pct_str = ct_str;
166 c896fe29 bellard
    return 0;
167 c896fe29 bellard
}
168 c896fe29 bellard
169 c896fe29 bellard
/* test if a constant matches the constraint */
170 c896fe29 bellard
static inline int tcg_target_const_match(tcg_target_long val,
171 c896fe29 bellard
                                         const TCGArgConstraint *arg_ct)
172 c896fe29 bellard
{
173 c896fe29 bellard
    int ct;
174 c896fe29 bellard
    ct = arg_ct->ct;
175 c896fe29 bellard
    if (ct & TCG_CT_CONST)
176 c896fe29 bellard
        return 1;
177 c896fe29 bellard
    else if ((ct & TCG_CT_CONST_S32) && val == (int32_t)val)
178 c896fe29 bellard
        return 1;
179 c896fe29 bellard
    else if ((ct & TCG_CT_CONST_U32) && val == (uint32_t)val)
180 c896fe29 bellard
        return 1;
181 c896fe29 bellard
    else
182 c896fe29 bellard
        return 0;
183 c896fe29 bellard
}
184 c896fe29 bellard
185 c896fe29 bellard
#define ARITH_ADD 0
186 c896fe29 bellard
#define ARITH_OR  1
187 c896fe29 bellard
#define ARITH_ADC 2
188 c896fe29 bellard
#define ARITH_SBB 3
189 c896fe29 bellard
#define ARITH_AND 4
190 c896fe29 bellard
#define ARITH_SUB 5
191 c896fe29 bellard
#define ARITH_XOR 6
192 c896fe29 bellard
#define ARITH_CMP 7
193 c896fe29 bellard
194 c896fe29 bellard
#define SHIFT_SHL 4
195 c896fe29 bellard
#define SHIFT_SHR 5
196 c896fe29 bellard
#define SHIFT_SAR 7
197 c896fe29 bellard
198 c896fe29 bellard
#define JCC_JMP (-1)
199 c896fe29 bellard
#define JCC_JO  0x0
200 c896fe29 bellard
#define JCC_JNO 0x1
201 c896fe29 bellard
#define JCC_JB  0x2
202 c896fe29 bellard
#define JCC_JAE 0x3
203 c896fe29 bellard
#define JCC_JE  0x4
204 c896fe29 bellard
#define JCC_JNE 0x5
205 c896fe29 bellard
#define JCC_JBE 0x6
206 c896fe29 bellard
#define JCC_JA  0x7
207 c896fe29 bellard
#define JCC_JS  0x8
208 c896fe29 bellard
#define JCC_JNS 0x9
209 c896fe29 bellard
#define JCC_JP  0xa
210 c896fe29 bellard
#define JCC_JNP 0xb
211 c896fe29 bellard
#define JCC_JL  0xc
212 c896fe29 bellard
#define JCC_JGE 0xd
213 c896fe29 bellard
#define JCC_JLE 0xe
214 c896fe29 bellard
#define JCC_JG  0xf
215 c896fe29 bellard
216 c896fe29 bellard
#define P_EXT   0x100 /* 0x0f opcode prefix */
217 c896fe29 bellard
#define P_REXW  0x200 /* set rex.w = 1 */
218 c896fe29 bellard
#define P_REX   0x400 /* force rex usage */
219 c896fe29 bellard
                                  
220 c896fe29 bellard
static const uint8_t tcg_cond_to_jcc[10] = {
221 c896fe29 bellard
    [TCG_COND_EQ] = JCC_JE,
222 c896fe29 bellard
    [TCG_COND_NE] = JCC_JNE,
223 c896fe29 bellard
    [TCG_COND_LT] = JCC_JL,
224 c896fe29 bellard
    [TCG_COND_GE] = JCC_JGE,
225 c896fe29 bellard
    [TCG_COND_LE] = JCC_JLE,
226 c896fe29 bellard
    [TCG_COND_GT] = JCC_JG,
227 c896fe29 bellard
    [TCG_COND_LTU] = JCC_JB,
228 c896fe29 bellard
    [TCG_COND_GEU] = JCC_JAE,
229 c896fe29 bellard
    [TCG_COND_LEU] = JCC_JBE,
230 c896fe29 bellard
    [TCG_COND_GTU] = JCC_JA,
231 c896fe29 bellard
};
232 c896fe29 bellard
233 c896fe29 bellard
static inline void tcg_out_opc(TCGContext *s, int opc, int r, int rm, int x)
234 c896fe29 bellard
{
235 c896fe29 bellard
    int rex;
236 c896fe29 bellard
    rex = ((opc >> 6) & 0x8) | ((r >> 1) & 0x4) | 
237 c896fe29 bellard
        ((x >> 2) & 2) | ((rm >> 3) & 1);
238 c896fe29 bellard
    if (rex || (opc & P_REX)) {
239 c896fe29 bellard
        tcg_out8(s, rex | 0x40);
240 c896fe29 bellard
    }
241 c896fe29 bellard
    if (opc & P_EXT)
242 c896fe29 bellard
        tcg_out8(s, 0x0f);
243 c896fe29 bellard
    tcg_out8(s, opc);
244 c896fe29 bellard
}
245 c896fe29 bellard
246 c896fe29 bellard
static inline void tcg_out_modrm(TCGContext *s, int opc, int r, int rm)
247 c896fe29 bellard
{
248 c896fe29 bellard
    tcg_out_opc(s, opc, r, rm, 0);
249 c896fe29 bellard
    tcg_out8(s, 0xc0 | ((r & 7) << 3) | (rm & 7));
250 c896fe29 bellard
}
251 c896fe29 bellard
252 c896fe29 bellard
/* rm < 0 means no register index plus (-rm - 1 immediate bytes) */
253 c896fe29 bellard
static inline void tcg_out_modrm_offset(TCGContext *s, int opc, int r, int rm, 
254 c896fe29 bellard
                                        tcg_target_long offset)
255 c896fe29 bellard
{
256 c896fe29 bellard
    if (rm < 0) {
257 c896fe29 bellard
        tcg_target_long val;
258 c896fe29 bellard
        tcg_out_opc(s, opc, r, 0, 0);
259 c896fe29 bellard
        val = offset - ((tcg_target_long)s->code_ptr + 5 + (-rm - 1));
260 c896fe29 bellard
        if (val == (int32_t)val) {
261 c896fe29 bellard
            /* eip relative */
262 c896fe29 bellard
            tcg_out8(s, 0x05 | ((r & 7) << 3));
263 c896fe29 bellard
            tcg_out32(s, val);
264 c896fe29 bellard
        } else if (offset == (int32_t)offset) {
265 c896fe29 bellard
            tcg_out8(s, 0x04 | ((r & 7) << 3));
266 c896fe29 bellard
            tcg_out8(s, 0x25); /* sib */
267 c896fe29 bellard
            tcg_out32(s, offset);
268 c896fe29 bellard
        } else {
269 c896fe29 bellard
            tcg_abort();
270 c896fe29 bellard
        }
271 c896fe29 bellard
    } else if (offset == 0 && (rm & 7) != TCG_REG_RBP) {
272 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
273 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
274 c896fe29 bellard
            tcg_out8(s, 0x04 | ((r & 7) << 3));
275 c896fe29 bellard
            tcg_out8(s, 0x24);
276 c896fe29 bellard
        } else {
277 c896fe29 bellard
            tcg_out8(s, 0x00 | ((r & 7) << 3) | (rm & 7));
278 c896fe29 bellard
        }
279 c896fe29 bellard
    } else if ((int8_t)offset == offset) {
280 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
281 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
282 c896fe29 bellard
            tcg_out8(s, 0x44 | ((r & 7) << 3));
283 c896fe29 bellard
            tcg_out8(s, 0x24);
284 c896fe29 bellard
        } else {
285 c896fe29 bellard
            tcg_out8(s, 0x40 | ((r & 7) << 3) | (rm & 7));
286 c896fe29 bellard
        }
287 c896fe29 bellard
        tcg_out8(s, offset);
288 c896fe29 bellard
    } else {
289 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
290 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
291 c896fe29 bellard
            tcg_out8(s, 0x84 | ((r & 7) << 3));
292 c896fe29 bellard
            tcg_out8(s, 0x24);
293 c896fe29 bellard
        } else {
294 c896fe29 bellard
            tcg_out8(s, 0x80 | ((r & 7) << 3) | (rm & 7));
295 c896fe29 bellard
        }
296 c896fe29 bellard
        tcg_out32(s, offset);
297 c896fe29 bellard
    }
298 c896fe29 bellard
}
299 c896fe29 bellard
300 bffd92fe blueswir1
#if defined(CONFIG_SOFTMMU)
301 c896fe29 bellard
/* XXX: incomplete. index must be different from ESP */
302 c896fe29 bellard
static void tcg_out_modrm_offset2(TCGContext *s, int opc, int r, int rm, 
303 c896fe29 bellard
                                  int index, int shift,
304 c896fe29 bellard
                                  tcg_target_long offset)
305 c896fe29 bellard
{
306 c896fe29 bellard
    int mod;
307 c896fe29 bellard
    if (rm == -1)
308 c896fe29 bellard
        tcg_abort();
309 c896fe29 bellard
    if (offset == 0 && (rm & 7) != TCG_REG_RBP) {
310 c896fe29 bellard
        mod = 0;
311 c896fe29 bellard
    } else if (offset == (int8_t)offset) {
312 c896fe29 bellard
        mod = 0x40;
313 c896fe29 bellard
    } else if (offset == (int32_t)offset) {
314 c896fe29 bellard
        mod = 0x80;
315 c896fe29 bellard
    } else {
316 c896fe29 bellard
        tcg_abort();
317 c896fe29 bellard
    }
318 c896fe29 bellard
    if (index == -1) {
319 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, 0);
320 c896fe29 bellard
        if ((rm & 7) == TCG_REG_RSP) {
321 c896fe29 bellard
            tcg_out8(s, mod | ((r & 7) << 3) | 0x04);
322 c896fe29 bellard
            tcg_out8(s, 0x04 | (rm & 7));
323 c896fe29 bellard
        } else {
324 c896fe29 bellard
            tcg_out8(s, mod | ((r & 7) << 3) | (rm & 7));
325 c896fe29 bellard
        }
326 c896fe29 bellard
    } else {
327 c896fe29 bellard
        tcg_out_opc(s, opc, r, rm, index);
328 c896fe29 bellard
        tcg_out8(s, mod | ((r & 7) << 3) | 0x04);
329 c896fe29 bellard
        tcg_out8(s, (shift << 6) | ((index & 7) << 3) | (rm & 7));
330 c896fe29 bellard
    }
331 c896fe29 bellard
    if (mod == 0x40) {
332 c896fe29 bellard
        tcg_out8(s, offset);
333 c896fe29 bellard
    } else if (mod == 0x80) {
334 c896fe29 bellard
        tcg_out32(s, offset);
335 c896fe29 bellard
    }
336 c896fe29 bellard
}
337 bffd92fe blueswir1
#endif
338 c896fe29 bellard
339 c896fe29 bellard
static inline void tcg_out_mov(TCGContext *s, int ret, int arg)
340 c896fe29 bellard
{
341 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | P_REXW, ret, arg);
342 c896fe29 bellard
}
343 c896fe29 bellard
344 c896fe29 bellard
static inline void tcg_out_movi(TCGContext *s, TCGType type, 
345 c896fe29 bellard
                                int ret, tcg_target_long arg)
346 c896fe29 bellard
{
347 c896fe29 bellard
    if (arg == 0) {
348 c896fe29 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_XOR << 3), ret, ret); /* xor r0,r0 */
349 c896fe29 bellard
    } else if (arg == (uint32_t)arg || type == TCG_TYPE_I32) {
350 c896fe29 bellard
        tcg_out_opc(s, 0xb8 + (ret & 7), 0, ret, 0);
351 c896fe29 bellard
        tcg_out32(s, arg);
352 c896fe29 bellard
    } else if (arg == (int32_t)arg) {
353 c896fe29 bellard
        tcg_out_modrm(s, 0xc7 | P_REXW, 0, ret);
354 c896fe29 bellard
        tcg_out32(s, arg);
355 c896fe29 bellard
    } else {
356 c896fe29 bellard
        tcg_out_opc(s, (0xb8 + (ret & 7)) | P_REXW, 0, ret, 0);
357 c896fe29 bellard
        tcg_out32(s, arg);
358 c896fe29 bellard
        tcg_out32(s, arg >> 32);
359 c896fe29 bellard
    }
360 c896fe29 bellard
}
361 c896fe29 bellard
362 e4d5434c blueswir1
static inline void tcg_out_ld(TCGContext *s, TCGType type, int ret,
363 c896fe29 bellard
                              int arg1, tcg_target_long arg2)
364 c896fe29 bellard
{
365 e4d5434c blueswir1
    if (type == TCG_TYPE_I32)
366 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x8b, ret, arg1, arg2); /* movl */
367 e4d5434c blueswir1
    else
368 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x8b | P_REXW, ret, arg1, arg2); /* movq */
369 c896fe29 bellard
}
370 c896fe29 bellard
371 e4d5434c blueswir1
static inline void tcg_out_st(TCGContext *s, TCGType type, int arg,
372 c896fe29 bellard
                              int arg1, tcg_target_long arg2)
373 c896fe29 bellard
{
374 e4d5434c blueswir1
    if (type == TCG_TYPE_I32)
375 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x89, arg, arg1, arg2); /* movl */
376 e4d5434c blueswir1
    else
377 e4d5434c blueswir1
        tcg_out_modrm_offset(s, 0x89 | P_REXW, arg, arg1, arg2); /* movq */
378 c896fe29 bellard
}
379 c896fe29 bellard
380 c896fe29 bellard
static inline void tgen_arithi32(TCGContext *s, int c, int r0, int32_t val)
381 c896fe29 bellard
{
382 c896fe29 bellard
    if (val == (int8_t)val) {
383 c896fe29 bellard
        tcg_out_modrm(s, 0x83, c, r0);
384 c896fe29 bellard
        tcg_out8(s, val);
385 c896fe29 bellard
    } else {
386 c896fe29 bellard
        tcg_out_modrm(s, 0x81, c, r0);
387 c896fe29 bellard
        tcg_out32(s, val);
388 c896fe29 bellard
    }
389 c896fe29 bellard
}
390 c896fe29 bellard
391 c896fe29 bellard
static inline void tgen_arithi64(TCGContext *s, int c, int r0, int64_t val)
392 c896fe29 bellard
{
393 c896fe29 bellard
    if (val == (int8_t)val) {
394 c896fe29 bellard
        tcg_out_modrm(s, 0x83 | P_REXW, c, r0);
395 c896fe29 bellard
        tcg_out8(s, val);
396 c896fe29 bellard
    } else if (val == (int32_t)val) {
397 c896fe29 bellard
        tcg_out_modrm(s, 0x81 | P_REXW, c, r0);
398 c896fe29 bellard
        tcg_out32(s, val);
399 c896fe29 bellard
    } else if (c == ARITH_AND && val == (uint32_t)val) {
400 c896fe29 bellard
        tcg_out_modrm(s, 0x81, c, r0);
401 c896fe29 bellard
        tcg_out32(s, val);
402 c896fe29 bellard
    } else {
403 c896fe29 bellard
        tcg_abort();
404 c896fe29 bellard
    }
405 c896fe29 bellard
}
406 c896fe29 bellard
407 c896fe29 bellard
void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
408 c896fe29 bellard
{
409 c896fe29 bellard
    if (val != 0)
410 c896fe29 bellard
        tgen_arithi64(s, ARITH_ADD, reg, val);
411 c896fe29 bellard
}
412 c896fe29 bellard
413 c896fe29 bellard
static void tcg_out_jxx(TCGContext *s, int opc, int label_index)
414 c896fe29 bellard
{
415 c896fe29 bellard
    int32_t val, val1;
416 c896fe29 bellard
    TCGLabel *l = &s->labels[label_index];
417 c896fe29 bellard
    
418 c896fe29 bellard
    if (l->has_value) {
419 c896fe29 bellard
        val = l->u.value - (tcg_target_long)s->code_ptr;
420 c896fe29 bellard
        val1 = val - 2;
421 c896fe29 bellard
        if ((int8_t)val1 == val1) {
422 c896fe29 bellard
            if (opc == -1)
423 c896fe29 bellard
                tcg_out8(s, 0xeb);
424 c896fe29 bellard
            else
425 c896fe29 bellard
                tcg_out8(s, 0x70 + opc);
426 c896fe29 bellard
            tcg_out8(s, val1);
427 c896fe29 bellard
        } else {
428 c896fe29 bellard
            if (opc == -1) {
429 c896fe29 bellard
                tcg_out8(s, 0xe9);
430 c896fe29 bellard
                tcg_out32(s, val - 5);
431 c896fe29 bellard
            } else {
432 c896fe29 bellard
                tcg_out8(s, 0x0f);
433 c896fe29 bellard
                tcg_out8(s, 0x80 + opc);
434 c896fe29 bellard
                tcg_out32(s, val - 6);
435 c896fe29 bellard
            }
436 c896fe29 bellard
        }
437 c896fe29 bellard
    } else {
438 c896fe29 bellard
        if (opc == -1) {
439 c896fe29 bellard
            tcg_out8(s, 0xe9);
440 c896fe29 bellard
        } else {
441 c896fe29 bellard
            tcg_out8(s, 0x0f);
442 c896fe29 bellard
            tcg_out8(s, 0x80 + opc);
443 c896fe29 bellard
        }
444 c896fe29 bellard
        tcg_out_reloc(s, s->code_ptr, R_386_PC32, label_index, -4);
445 623e265c pbrook
        s->code_ptr += 4;
446 c896fe29 bellard
    }
447 c896fe29 bellard
}
448 c896fe29 bellard
449 c896fe29 bellard
static void tcg_out_brcond(TCGContext *s, int cond, 
450 c896fe29 bellard
                           TCGArg arg1, TCGArg arg2, int const_arg2,
451 c896fe29 bellard
                           int label_index, int rexw)
452 c896fe29 bellard
{
453 c896fe29 bellard
    int c;
454 c896fe29 bellard
    if (const_arg2) {
455 c896fe29 bellard
        if (arg2 == 0) {
456 c896fe29 bellard
            /* use test */
457 c896fe29 bellard
            switch(cond) {
458 c896fe29 bellard
            case TCG_COND_EQ:
459 bb210e78 bellard
                c = JCC_JE;
460 c896fe29 bellard
                break;
461 c896fe29 bellard
            case TCG_COND_NE:
462 c896fe29 bellard
                c = JCC_JNE;
463 c896fe29 bellard
                break;
464 c896fe29 bellard
            case TCG_COND_LT:
465 c896fe29 bellard
                c = JCC_JS;
466 c896fe29 bellard
                break;
467 c896fe29 bellard
            case TCG_COND_GE:
468 c896fe29 bellard
                c = JCC_JNS;
469 c896fe29 bellard
                break;
470 c896fe29 bellard
            default:
471 c896fe29 bellard
                goto do_cmpi;
472 c896fe29 bellard
            }
473 c896fe29 bellard
            /* test r, r */
474 c896fe29 bellard
            tcg_out_modrm(s, 0x85 | rexw, arg1, arg1);
475 c896fe29 bellard
            tcg_out_jxx(s, c, label_index);
476 c896fe29 bellard
        } else {
477 c896fe29 bellard
        do_cmpi:
478 c896fe29 bellard
            if (rexw)
479 c896fe29 bellard
                tgen_arithi64(s, ARITH_CMP, arg1, arg2);
480 c896fe29 bellard
            else
481 c896fe29 bellard
                tgen_arithi32(s, ARITH_CMP, arg1, arg2);
482 c896fe29 bellard
            tcg_out_jxx(s, tcg_cond_to_jcc[cond], label_index);
483 c896fe29 bellard
        }
484 c896fe29 bellard
    } else {
485 bb210e78 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_CMP << 3) | rexw, arg2, arg1);
486 c896fe29 bellard
        tcg_out_jxx(s, tcg_cond_to_jcc[cond], label_index);
487 c896fe29 bellard
    }
488 c896fe29 bellard
}
489 c896fe29 bellard
490 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
491 c896fe29 bellard
extern void __ldb_mmu(void);
492 c896fe29 bellard
extern void __ldw_mmu(void);
493 c896fe29 bellard
extern void __ldl_mmu(void);
494 c896fe29 bellard
extern void __ldq_mmu(void);
495 c896fe29 bellard
496 c896fe29 bellard
extern void __stb_mmu(void);
497 c896fe29 bellard
extern void __stw_mmu(void);
498 c896fe29 bellard
extern void __stl_mmu(void);
499 c896fe29 bellard
extern void __stq_mmu(void);
500 c896fe29 bellard
501 c896fe29 bellard
502 c896fe29 bellard
static void *qemu_ld_helpers[4] = {
503 c896fe29 bellard
    __ldb_mmu,
504 c896fe29 bellard
    __ldw_mmu,
505 c896fe29 bellard
    __ldl_mmu,
506 c896fe29 bellard
    __ldq_mmu,
507 c896fe29 bellard
};
508 c896fe29 bellard
509 c896fe29 bellard
static void *qemu_st_helpers[4] = {
510 c896fe29 bellard
    __stb_mmu,
511 c896fe29 bellard
    __stw_mmu,
512 c896fe29 bellard
    __stl_mmu,
513 c896fe29 bellard
    __stq_mmu,
514 c896fe29 bellard
};
515 c896fe29 bellard
#endif
516 c896fe29 bellard
517 c896fe29 bellard
static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args,
518 c896fe29 bellard
                            int opc)
519 c896fe29 bellard
{
520 c896fe29 bellard
    int addr_reg, data_reg, r0, r1, mem_index, s_bits, bswap, rexw;
521 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
522 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
523 c896fe29 bellard
#endif
524 c896fe29 bellard
525 c896fe29 bellard
    data_reg = *args++;
526 c896fe29 bellard
    addr_reg = *args++;
527 c896fe29 bellard
    mem_index = *args;
528 c896fe29 bellard
    s_bits = opc & 3;
529 c896fe29 bellard
530 c896fe29 bellard
    r0 = TCG_REG_RDI;
531 c896fe29 bellard
    r1 = TCG_REG_RSI;
532 c896fe29 bellard
533 c896fe29 bellard
#if TARGET_LONG_BITS == 32
534 c896fe29 bellard
    rexw = 0;
535 c896fe29 bellard
#else
536 c896fe29 bellard
    rexw = P_REXW;
537 c896fe29 bellard
#endif
538 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
539 c896fe29 bellard
    /* mov */
540 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r1, addr_reg);
541 c896fe29 bellard
542 c896fe29 bellard
    /* mov */
543 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
544 c896fe29 bellard
 
545 c896fe29 bellard
    tcg_out_modrm(s, 0xc1 | rexw, 5, r1); /* shr $x, r1 */
546 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
547 c896fe29 bellard
    
548 c896fe29 bellard
    tcg_out_modrm(s, 0x81 | rexw, 4, r0); /* andl $x, r0 */
549 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
550 c896fe29 bellard
    
551 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
552 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
553 c896fe29 bellard
554 c896fe29 bellard
    /* lea offset(r1, env), r1 */
555 c896fe29 bellard
    tcg_out_modrm_offset2(s, 0x8d | P_REXW, r1, r1, TCG_AREG0, 0,
556 c896fe29 bellard
                          offsetof(CPUState, tlb_table[mem_index][0].addr_read));
557 c896fe29 bellard
558 c896fe29 bellard
    /* cmp 0(r1), r0 */
559 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b | rexw, r0, r1, 0);
560 c896fe29 bellard
    
561 c896fe29 bellard
    /* mov */
562 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
563 c896fe29 bellard
    
564 c896fe29 bellard
    /* je label1 */
565 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
566 c896fe29 bellard
    label1_ptr = s->code_ptr;
567 c896fe29 bellard
    s->code_ptr++;
568 c896fe29 bellard
569 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
570 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_RSI, mem_index);
571 c896fe29 bellard
    tcg_out8(s, 0xe8);
572 c896fe29 bellard
    tcg_out32(s, (tcg_target_long)qemu_ld_helpers[s_bits] - 
573 c896fe29 bellard
              (tcg_target_long)s->code_ptr - 4);
574 c896fe29 bellard
575 c896fe29 bellard
    switch(opc) {
576 c896fe29 bellard
    case 0 | 4:
577 c896fe29 bellard
        /* movsbq */
578 c896fe29 bellard
        tcg_out_modrm(s, 0xbe | P_EXT | P_REXW, data_reg, TCG_REG_RAX);
579 c896fe29 bellard
        break;
580 c896fe29 bellard
    case 1 | 4:
581 c896fe29 bellard
        /* movswq */
582 c896fe29 bellard
        tcg_out_modrm(s, 0xbf | P_EXT | P_REXW, data_reg, TCG_REG_RAX);
583 c896fe29 bellard
        break;
584 c896fe29 bellard
    case 2 | 4:
585 c896fe29 bellard
        /* movslq */
586 c896fe29 bellard
        tcg_out_modrm(s, 0x63 | P_REXW, data_reg, TCG_REG_RAX);
587 c896fe29 bellard
        break;
588 c896fe29 bellard
    case 0:
589 c896fe29 bellard
    case 1:
590 c896fe29 bellard
    case 2:
591 c896fe29 bellard
    default:
592 c896fe29 bellard
        /* movl */
593 c896fe29 bellard
        tcg_out_modrm(s, 0x8b, data_reg, TCG_REG_RAX);
594 c896fe29 bellard
        break;
595 c896fe29 bellard
    case 3:
596 c896fe29 bellard
        tcg_out_mov(s, data_reg, TCG_REG_RAX);
597 c896fe29 bellard
        break;
598 c896fe29 bellard
    }
599 c896fe29 bellard
600 c896fe29 bellard
    /* jmp label2 */
601 c896fe29 bellard
    tcg_out8(s, 0xeb);
602 c896fe29 bellard
    label2_ptr = s->code_ptr;
603 c896fe29 bellard
    s->code_ptr++;
604 c896fe29 bellard
    
605 c896fe29 bellard
    /* label1: */
606 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
607 c896fe29 bellard
608 c896fe29 bellard
    /* add x(r1), r0 */
609 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03 | P_REXW, r0, r1, offsetof(CPUTLBEntry, addend) - 
610 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_read));
611 c896fe29 bellard
#else
612 c896fe29 bellard
    r0 = addr_reg;
613 c896fe29 bellard
#endif    
614 c896fe29 bellard
615 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
616 c896fe29 bellard
    bswap = 1;
617 c896fe29 bellard
#else
618 c896fe29 bellard
    bswap = 0;
619 c896fe29 bellard
#endif
620 c896fe29 bellard
    switch(opc) {
621 c896fe29 bellard
    case 0:
622 c896fe29 bellard
        /* movzbl */
623 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, data_reg, r0, 0);
624 c896fe29 bellard
        break;
625 c896fe29 bellard
    case 0 | 4:
626 c896fe29 bellard
        /* movsbX */
627 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT | rexw, data_reg, r0, 0);
628 c896fe29 bellard
        break;
629 c896fe29 bellard
    case 1:
630 c896fe29 bellard
        /* movzwl */
631 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, 0);
632 c896fe29 bellard
        if (bswap) {
633 c896fe29 bellard
            /* rolw $8, data_reg */
634 c896fe29 bellard
            tcg_out8(s, 0x66); 
635 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
636 c896fe29 bellard
            tcg_out8(s, 8);
637 c896fe29 bellard
        }
638 c896fe29 bellard
        break;
639 c896fe29 bellard
    case 1 | 4:
640 c896fe29 bellard
        if (bswap) {
641 c896fe29 bellard
            /* movzwl */
642 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, 0);
643 c896fe29 bellard
            /* rolw $8, data_reg */
644 c896fe29 bellard
            tcg_out8(s, 0x66); 
645 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
646 c896fe29 bellard
            tcg_out8(s, 8);
647 c896fe29 bellard
648 c896fe29 bellard
            /* movswX data_reg, data_reg */
649 c896fe29 bellard
            tcg_out_modrm(s, 0xbf | P_EXT | rexw, data_reg, data_reg);
650 c896fe29 bellard
        } else {
651 c896fe29 bellard
            /* movswX */
652 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xbf | P_EXT | rexw, data_reg, r0, 0);
653 c896fe29 bellard
        }
654 c896fe29 bellard
        break;
655 c896fe29 bellard
    case 2:
656 c896fe29 bellard
        /* movl (r0), data_reg */
657 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 0);
658 c896fe29 bellard
        if (bswap) {
659 c896fe29 bellard
            /* bswap */
660 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + (data_reg & 7)) | P_EXT, 0, data_reg, 0);
661 c896fe29 bellard
        }
662 c896fe29 bellard
        break;
663 c896fe29 bellard
    case 2 | 4:
664 c896fe29 bellard
        if (bswap) {
665 c896fe29 bellard
            /* movl (r0), data_reg */
666 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 0);
667 c896fe29 bellard
            /* bswap */
668 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + (data_reg & 7)) | P_EXT, 0, data_reg, 0);
669 c896fe29 bellard
            /* movslq */
670 c896fe29 bellard
            tcg_out_modrm(s, 0x63 | P_REXW, data_reg, data_reg);
671 c896fe29 bellard
        } else {
672 c896fe29 bellard
            /* movslq */
673 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x63 | P_REXW, data_reg, r0, 0);
674 c896fe29 bellard
        }
675 c896fe29 bellard
        break;
676 c896fe29 bellard
    case 3:
677 c896fe29 bellard
        /* movq (r0), data_reg */
678 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b | P_REXW, data_reg, r0, 0);
679 c896fe29 bellard
        if (bswap) {
680 c896fe29 bellard
            /* bswap */
681 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + (data_reg & 7)) | P_EXT | P_REXW, 0, data_reg, 0);
682 c896fe29 bellard
        }
683 c896fe29 bellard
        break;
684 c896fe29 bellard
    default:
685 c896fe29 bellard
        tcg_abort();
686 c896fe29 bellard
    }
687 c896fe29 bellard
688 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
689 c896fe29 bellard
    /* label2: */
690 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
691 c896fe29 bellard
#endif
692 c896fe29 bellard
}
693 c896fe29 bellard
694 c896fe29 bellard
static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args,
695 c896fe29 bellard
                            int opc)
696 c896fe29 bellard
{
697 c896fe29 bellard
    int addr_reg, data_reg, r0, r1, mem_index, s_bits, bswap, rexw;
698 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
699 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
700 c896fe29 bellard
#endif
701 c896fe29 bellard
702 c896fe29 bellard
    data_reg = *args++;
703 c896fe29 bellard
    addr_reg = *args++;
704 c896fe29 bellard
    mem_index = *args;
705 c896fe29 bellard
706 c896fe29 bellard
    s_bits = opc;
707 c896fe29 bellard
708 c896fe29 bellard
    r0 = TCG_REG_RDI;
709 c896fe29 bellard
    r1 = TCG_REG_RSI;
710 c896fe29 bellard
711 c896fe29 bellard
#if TARGET_LONG_BITS == 32
712 c896fe29 bellard
    rexw = 0;
713 c896fe29 bellard
#else
714 c896fe29 bellard
    rexw = P_REXW;
715 c896fe29 bellard
#endif
716 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
717 c896fe29 bellard
    /* mov */
718 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r1, addr_reg);
719 c896fe29 bellard
720 c896fe29 bellard
    /* mov */
721 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
722 c896fe29 bellard
 
723 c896fe29 bellard
    tcg_out_modrm(s, 0xc1 | rexw, 5, r1); /* shr $x, r1 */
724 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
725 c896fe29 bellard
    
726 c896fe29 bellard
    tcg_out_modrm(s, 0x81 | rexw, 4, r0); /* andl $x, r0 */
727 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
728 c896fe29 bellard
    
729 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
730 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
731 c896fe29 bellard
732 c896fe29 bellard
    /* lea offset(r1, env), r1 */
733 c896fe29 bellard
    tcg_out_modrm_offset2(s, 0x8d | P_REXW, r1, r1, TCG_AREG0, 0,
734 c896fe29 bellard
                          offsetof(CPUState, tlb_table[mem_index][0].addr_write));
735 c896fe29 bellard
736 c896fe29 bellard
    /* cmp 0(r1), r0 */
737 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b | rexw, r0, r1, 0);
738 c896fe29 bellard
    
739 c896fe29 bellard
    /* mov */
740 c896fe29 bellard
    tcg_out_modrm(s, 0x8b | rexw, r0, addr_reg);
741 c896fe29 bellard
    
742 c896fe29 bellard
    /* je label1 */
743 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
744 c896fe29 bellard
    label1_ptr = s->code_ptr;
745 c896fe29 bellard
    s->code_ptr++;
746 c896fe29 bellard
747 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
748 c896fe29 bellard
    switch(opc) {
749 c896fe29 bellard
    case 0:
750 c896fe29 bellard
        /* movzbl */
751 c896fe29 bellard
        tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_RSI, data_reg);
752 c896fe29 bellard
        break;
753 c896fe29 bellard
    case 1:
754 c896fe29 bellard
        /* movzwl */
755 c896fe29 bellard
        tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_RSI, data_reg);
756 c896fe29 bellard
        break;
757 c896fe29 bellard
    case 2:
758 c896fe29 bellard
        /* movl */
759 c896fe29 bellard
        tcg_out_modrm(s, 0x8b, TCG_REG_RSI, data_reg);
760 c896fe29 bellard
        break;
761 c896fe29 bellard
    default:
762 c896fe29 bellard
    case 3:
763 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_RSI, data_reg);
764 c896fe29 bellard
        break;
765 c896fe29 bellard
    }
766 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_RDX, mem_index);
767 c896fe29 bellard
    tcg_out8(s, 0xe8);
768 c896fe29 bellard
    tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
769 c896fe29 bellard
              (tcg_target_long)s->code_ptr - 4);
770 c896fe29 bellard
771 c896fe29 bellard
    /* jmp label2 */
772 c896fe29 bellard
    tcg_out8(s, 0xeb);
773 c896fe29 bellard
    label2_ptr = s->code_ptr;
774 c896fe29 bellard
    s->code_ptr++;
775 c896fe29 bellard
    
776 c896fe29 bellard
    /* label1: */
777 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
778 c896fe29 bellard
779 c896fe29 bellard
    /* add x(r1), r0 */
780 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03 | P_REXW, r0, r1, offsetof(CPUTLBEntry, addend) - 
781 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_write));
782 c896fe29 bellard
#else
783 c896fe29 bellard
    r0 = addr_reg;
784 c896fe29 bellard
#endif
785 c896fe29 bellard
786 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
787 c896fe29 bellard
    bswap = 1;
788 c896fe29 bellard
#else
789 c896fe29 bellard
    bswap = 0;
790 c896fe29 bellard
#endif
791 c896fe29 bellard
    switch(opc) {
792 c896fe29 bellard
    case 0:
793 c896fe29 bellard
        /* movb */
794 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x88 | P_REX, data_reg, r0, 0);
795 c896fe29 bellard
        break;
796 c896fe29 bellard
    case 1:
797 c896fe29 bellard
        if (bswap) {
798 c896fe29 bellard
            tcg_out_modrm(s, 0x8b, r1, data_reg); /* movl */
799 c896fe29 bellard
            tcg_out8(s, 0x66); /* rolw $8, %ecx */
800 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, r1);
801 c896fe29 bellard
            tcg_out8(s, 8);
802 c896fe29 bellard
            data_reg = r1;
803 c896fe29 bellard
        }
804 c896fe29 bellard
        /* movw */
805 c896fe29 bellard
        tcg_out8(s, 0x66);
806 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
807 c896fe29 bellard
        break;
808 c896fe29 bellard
    case 2:
809 c896fe29 bellard
        if (bswap) {
810 c896fe29 bellard
            tcg_out_modrm(s, 0x8b, r1, data_reg); /* movl */
811 c896fe29 bellard
            /* bswap data_reg */
812 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT, 0, r1, 0);
813 c896fe29 bellard
            data_reg = r1;
814 c896fe29 bellard
        }
815 c896fe29 bellard
        /* movl */
816 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
817 c896fe29 bellard
        break;
818 c896fe29 bellard
    case 3:
819 c896fe29 bellard
        if (bswap) {
820 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
821 c896fe29 bellard
            /* bswap data_reg */
822 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT | P_REXW, 0, r1, 0);
823 c896fe29 bellard
            data_reg = r1;
824 c896fe29 bellard
        }
825 c896fe29 bellard
        /* movq */
826 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89 | P_REXW, data_reg, r0, 0);
827 c896fe29 bellard
        break;
828 c896fe29 bellard
    default:
829 c896fe29 bellard
        tcg_abort();
830 c896fe29 bellard
    }
831 c896fe29 bellard
832 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
833 c896fe29 bellard
    /* label2: */
834 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
835 c896fe29 bellard
#endif
836 c896fe29 bellard
}
837 c896fe29 bellard
838 c896fe29 bellard
static inline void tcg_out_op(TCGContext *s, int opc, const TCGArg *args,
839 c896fe29 bellard
                              const int *const_args)
840 c896fe29 bellard
{
841 c896fe29 bellard
    int c;
842 c896fe29 bellard
    
843 c896fe29 bellard
    switch(opc) {
844 c896fe29 bellard
    case INDEX_op_exit_tb:
845 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_RAX, args[0]);
846 b03cce8e bellard
        tcg_out8(s, 0xe9); /* jmp tb_ret_addr */
847 b03cce8e bellard
        tcg_out32(s, tb_ret_addr - s->code_ptr - 4);
848 c896fe29 bellard
        break;
849 c896fe29 bellard
    case INDEX_op_goto_tb:
850 c896fe29 bellard
        if (s->tb_jmp_offset) {
851 c896fe29 bellard
            /* direct jump method */
852 c896fe29 bellard
            tcg_out8(s, 0xe9); /* jmp im */
853 c896fe29 bellard
            s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
854 c896fe29 bellard
            tcg_out32(s, 0);
855 c896fe29 bellard
        } else {
856 c896fe29 bellard
            /* indirect jump method */
857 c896fe29 bellard
            /* jmp Ev */
858 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xff, 4, -1, 
859 c896fe29 bellard
                                 (tcg_target_long)(s->tb_next + 
860 c896fe29 bellard
                                                   args[0]));
861 c896fe29 bellard
        }
862 c896fe29 bellard
        s->tb_next_offset[args[0]] = s->code_ptr - s->code_buf;
863 c896fe29 bellard
        break;
864 c896fe29 bellard
    case INDEX_op_call:
865 c896fe29 bellard
        if (const_args[0]) {
866 c896fe29 bellard
            tcg_out8(s, 0xe8);
867 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
868 c896fe29 bellard
        } else {
869 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 2, args[0]);
870 c896fe29 bellard
        }
871 c896fe29 bellard
        break;
872 c896fe29 bellard
    case INDEX_op_jmp:
873 c896fe29 bellard
        if (const_args[0]) {
874 c896fe29 bellard
            tcg_out8(s, 0xe9);
875 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
876 c896fe29 bellard
        } else {
877 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 4, args[0]);
878 c896fe29 bellard
        }
879 c896fe29 bellard
        break;
880 c896fe29 bellard
    case INDEX_op_br:
881 c896fe29 bellard
        tcg_out_jxx(s, JCC_JMP, args[0]);
882 c896fe29 bellard
        break;
883 c896fe29 bellard
    case INDEX_op_movi_i32:
884 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, args[0], (uint32_t)args[1]);
885 c896fe29 bellard
        break;
886 c896fe29 bellard
    case INDEX_op_movi_i64:
887 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I64, args[0], args[1]);
888 c896fe29 bellard
        break;
889 c896fe29 bellard
    case INDEX_op_ld8u_i32:
890 c896fe29 bellard
    case INDEX_op_ld8u_i64:
891 c896fe29 bellard
        /* movzbl */
892 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, args[0], args[1], args[2]);
893 c896fe29 bellard
        break;
894 c896fe29 bellard
    case INDEX_op_ld8s_i32:
895 c896fe29 bellard
        /* movsbl */
896 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT, args[0], args[1], args[2]);
897 c896fe29 bellard
        break;
898 c896fe29 bellard
    case INDEX_op_ld8s_i64:
899 c896fe29 bellard
        /* movsbq */
900 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT | P_REXW, args[0], args[1], args[2]);
901 c896fe29 bellard
        break;
902 c896fe29 bellard
    case INDEX_op_ld16u_i32:
903 c896fe29 bellard
    case INDEX_op_ld16u_i64:
904 c896fe29 bellard
        /* movzwl */
905 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, args[0], args[1], args[2]);
906 c896fe29 bellard
        break;
907 c896fe29 bellard
    case INDEX_op_ld16s_i32:
908 c896fe29 bellard
        /* movswl */
909 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT, args[0], args[1], args[2]);
910 c896fe29 bellard
        break;
911 c896fe29 bellard
    case INDEX_op_ld16s_i64:
912 c896fe29 bellard
        /* movswq */
913 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT | P_REXW, args[0], args[1], args[2]);
914 c896fe29 bellard
        break;
915 c896fe29 bellard
    case INDEX_op_ld_i32:
916 c896fe29 bellard
    case INDEX_op_ld32u_i64:
917 c896fe29 bellard
        /* movl */
918 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, args[0], args[1], args[2]);
919 c896fe29 bellard
        break;
920 c896fe29 bellard
    case INDEX_op_ld32s_i64:
921 c896fe29 bellard
        /* movslq */
922 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x63 | P_REXW, args[0], args[1], args[2]);
923 c896fe29 bellard
        break;
924 c896fe29 bellard
    case INDEX_op_ld_i64:
925 c896fe29 bellard
        /* movq */
926 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b | P_REXW, args[0], args[1], args[2]);
927 c896fe29 bellard
        break;
928 c896fe29 bellard
        
929 c896fe29 bellard
    case INDEX_op_st8_i32:
930 c896fe29 bellard
    case INDEX_op_st8_i64:
931 c896fe29 bellard
        /* movb */
932 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x88 | P_REX, args[0], args[1], args[2]);
933 c896fe29 bellard
        break;
934 c896fe29 bellard
    case INDEX_op_st16_i32:
935 c896fe29 bellard
    case INDEX_op_st16_i64:
936 c896fe29 bellard
        /* movw */
937 c896fe29 bellard
        tcg_out8(s, 0x66);
938 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
939 c896fe29 bellard
        break;
940 c896fe29 bellard
    case INDEX_op_st_i32:
941 c896fe29 bellard
    case INDEX_op_st32_i64:
942 c896fe29 bellard
        /* movl */
943 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
944 c896fe29 bellard
        break;
945 c896fe29 bellard
    case INDEX_op_st_i64:
946 c896fe29 bellard
        /* movq */
947 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89 | P_REXW, args[0], args[1], args[2]);
948 c896fe29 bellard
        break;
949 c896fe29 bellard
950 c896fe29 bellard
    case INDEX_op_sub_i32:
951 c896fe29 bellard
        c = ARITH_SUB;
952 c896fe29 bellard
        goto gen_arith32;
953 c896fe29 bellard
    case INDEX_op_and_i32:
954 c896fe29 bellard
        c = ARITH_AND;
955 c896fe29 bellard
        goto gen_arith32;
956 c896fe29 bellard
    case INDEX_op_or_i32:
957 c896fe29 bellard
        c = ARITH_OR;
958 c896fe29 bellard
        goto gen_arith32;
959 c896fe29 bellard
    case INDEX_op_xor_i32:
960 c896fe29 bellard
        c = ARITH_XOR;
961 c896fe29 bellard
        goto gen_arith32;
962 c896fe29 bellard
    case INDEX_op_add_i32:
963 c896fe29 bellard
        c = ARITH_ADD;
964 c896fe29 bellard
    gen_arith32:
965 c896fe29 bellard
        if (const_args[2]) {
966 c896fe29 bellard
            tgen_arithi32(s, c, args[0], args[2]);
967 c896fe29 bellard
        } else {
968 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (c << 3), args[2], args[0]);
969 c896fe29 bellard
        }
970 c896fe29 bellard
        break;
971 c896fe29 bellard
972 c896fe29 bellard
    case INDEX_op_sub_i64:
973 c896fe29 bellard
        c = ARITH_SUB;
974 c896fe29 bellard
        goto gen_arith64;
975 c896fe29 bellard
    case INDEX_op_and_i64:
976 c896fe29 bellard
        c = ARITH_AND;
977 c896fe29 bellard
        goto gen_arith64;
978 c896fe29 bellard
    case INDEX_op_or_i64:
979 c896fe29 bellard
        c = ARITH_OR;
980 c896fe29 bellard
        goto gen_arith64;
981 c896fe29 bellard
    case INDEX_op_xor_i64:
982 c896fe29 bellard
        c = ARITH_XOR;
983 c896fe29 bellard
        goto gen_arith64;
984 c896fe29 bellard
    case INDEX_op_add_i64:
985 c896fe29 bellard
        c = ARITH_ADD;
986 c896fe29 bellard
    gen_arith64:
987 c896fe29 bellard
        if (const_args[2]) {
988 c896fe29 bellard
            tgen_arithi64(s, c, args[0], args[2]);
989 c896fe29 bellard
        } else {
990 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (c << 3) | P_REXW, args[2], args[0]);
991 c896fe29 bellard
        }
992 c896fe29 bellard
        break;
993 c896fe29 bellard
994 c896fe29 bellard
    case INDEX_op_mul_i32:
995 c896fe29 bellard
        if (const_args[2]) {
996 c896fe29 bellard
            int32_t val;
997 c896fe29 bellard
            val = args[2];
998 c896fe29 bellard
            if (val == (int8_t)val) {
999 c896fe29 bellard
                tcg_out_modrm(s, 0x6b, args[0], args[0]);
1000 c896fe29 bellard
                tcg_out8(s, val);
1001 c896fe29 bellard
            } else {
1002 c896fe29 bellard
                tcg_out_modrm(s, 0x69, args[0], args[0]);
1003 c896fe29 bellard
                tcg_out32(s, val);
1004 c896fe29 bellard
            }
1005 c896fe29 bellard
        } else {
1006 c896fe29 bellard
            tcg_out_modrm(s, 0xaf | P_EXT, args[0], args[2]);
1007 c896fe29 bellard
        }
1008 c896fe29 bellard
        break;
1009 c896fe29 bellard
    case INDEX_op_mul_i64:
1010 c896fe29 bellard
        if (const_args[2]) {
1011 c896fe29 bellard
            int32_t val;
1012 c896fe29 bellard
            val = args[2];
1013 c896fe29 bellard
            if (val == (int8_t)val) {
1014 c896fe29 bellard
                tcg_out_modrm(s, 0x6b | P_REXW, args[0], args[0]);
1015 c896fe29 bellard
                tcg_out8(s, val);
1016 c896fe29 bellard
            } else {
1017 c896fe29 bellard
                tcg_out_modrm(s, 0x69 | P_REXW, args[0], args[0]);
1018 c896fe29 bellard
                tcg_out32(s, val);
1019 c896fe29 bellard
            }
1020 c896fe29 bellard
        } else {
1021 c896fe29 bellard
            tcg_out_modrm(s, 0xaf | P_EXT | P_REXW, args[0], args[2]);
1022 c896fe29 bellard
        }
1023 c896fe29 bellard
        break;
1024 c896fe29 bellard
    case INDEX_op_div2_i32:
1025 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 7, args[4]);
1026 c896fe29 bellard
        break;
1027 c896fe29 bellard
    case INDEX_op_divu2_i32:
1028 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 6, args[4]);
1029 c896fe29 bellard
        break;
1030 c896fe29 bellard
    case INDEX_op_div2_i64:
1031 c896fe29 bellard
        tcg_out_modrm(s, 0xf7 | P_REXW, 7, args[4]);
1032 c896fe29 bellard
        break;
1033 c896fe29 bellard
    case INDEX_op_divu2_i64:
1034 c896fe29 bellard
        tcg_out_modrm(s, 0xf7 | P_REXW, 6, args[4]);
1035 c896fe29 bellard
        break;
1036 c896fe29 bellard
1037 c896fe29 bellard
    case INDEX_op_shl_i32:
1038 c896fe29 bellard
        c = SHIFT_SHL;
1039 c896fe29 bellard
    gen_shift32:
1040 c896fe29 bellard
        if (const_args[2]) {
1041 c896fe29 bellard
            if (args[2] == 1) {
1042 c896fe29 bellard
                tcg_out_modrm(s, 0xd1, c, args[0]);
1043 c896fe29 bellard
            } else {
1044 c896fe29 bellard
                tcg_out_modrm(s, 0xc1, c, args[0]);
1045 c896fe29 bellard
                tcg_out8(s, args[2]);
1046 c896fe29 bellard
            }
1047 c896fe29 bellard
        } else {
1048 c896fe29 bellard
            tcg_out_modrm(s, 0xd3, c, args[0]);
1049 c896fe29 bellard
        }
1050 c896fe29 bellard
        break;
1051 c896fe29 bellard
    case INDEX_op_shr_i32:
1052 c896fe29 bellard
        c = SHIFT_SHR;
1053 c896fe29 bellard
        goto gen_shift32;
1054 c896fe29 bellard
    case INDEX_op_sar_i32:
1055 c896fe29 bellard
        c = SHIFT_SAR;
1056 c896fe29 bellard
        goto gen_shift32;
1057 c896fe29 bellard
        
1058 c896fe29 bellard
    case INDEX_op_shl_i64:
1059 c896fe29 bellard
        c = SHIFT_SHL;
1060 c896fe29 bellard
    gen_shift64:
1061 c896fe29 bellard
        if (const_args[2]) {
1062 c896fe29 bellard
            if (args[2] == 1) {
1063 c896fe29 bellard
                tcg_out_modrm(s, 0xd1 | P_REXW, c, args[0]);
1064 c896fe29 bellard
            } else {
1065 c896fe29 bellard
                tcg_out_modrm(s, 0xc1 | P_REXW, c, args[0]);
1066 c896fe29 bellard
                tcg_out8(s, args[2]);
1067 c896fe29 bellard
            }
1068 c896fe29 bellard
        } else {
1069 c896fe29 bellard
            tcg_out_modrm(s, 0xd3 | P_REXW, c, args[0]);
1070 c896fe29 bellard
        }
1071 c896fe29 bellard
        break;
1072 c896fe29 bellard
    case INDEX_op_shr_i64:
1073 c896fe29 bellard
        c = SHIFT_SHR;
1074 c896fe29 bellard
        goto gen_shift64;
1075 c896fe29 bellard
    case INDEX_op_sar_i64:
1076 c896fe29 bellard
        c = SHIFT_SAR;
1077 c896fe29 bellard
        goto gen_shift64;
1078 c896fe29 bellard
        
1079 c896fe29 bellard
    case INDEX_op_brcond_i32:
1080 c896fe29 bellard
        tcg_out_brcond(s, args[2], args[0], args[1], const_args[1], 
1081 c896fe29 bellard
                       args[3], 0);
1082 c896fe29 bellard
        break;
1083 c896fe29 bellard
    case INDEX_op_brcond_i64:
1084 c896fe29 bellard
        tcg_out_brcond(s, args[2], args[0], args[1], const_args[1], 
1085 c896fe29 bellard
                       args[3], P_REXW);
1086 c896fe29 bellard
        break;
1087 c896fe29 bellard
1088 c896fe29 bellard
    case INDEX_op_bswap_i32:
1089 c896fe29 bellard
        tcg_out_opc(s, (0xc8 + (args[0] & 7)) | P_EXT, 0, args[0], 0);
1090 c896fe29 bellard
        break;
1091 c896fe29 bellard
    case INDEX_op_bswap_i64:
1092 c896fe29 bellard
        tcg_out_opc(s, (0xc8 + (args[0] & 7)) | P_EXT | P_REXW, 0, args[0], 0);
1093 c896fe29 bellard
        break;
1094 c896fe29 bellard
1095 c896fe29 bellard
    case INDEX_op_qemu_ld8u:
1096 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0);
1097 c896fe29 bellard
        break;
1098 c896fe29 bellard
    case INDEX_op_qemu_ld8s:
1099 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0 | 4);
1100 c896fe29 bellard
        break;
1101 c896fe29 bellard
    case INDEX_op_qemu_ld16u:
1102 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1);
1103 c896fe29 bellard
        break;
1104 c896fe29 bellard
    case INDEX_op_qemu_ld16s:
1105 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1 | 4);
1106 c896fe29 bellard
        break;
1107 c896fe29 bellard
    case INDEX_op_qemu_ld32u:
1108 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 2);
1109 c896fe29 bellard
        break;
1110 c896fe29 bellard
    case INDEX_op_qemu_ld32s:
1111 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 2 | 4);
1112 c896fe29 bellard
        break;
1113 c896fe29 bellard
    case INDEX_op_qemu_ld64:
1114 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 3);
1115 c896fe29 bellard
        break;
1116 c896fe29 bellard
        
1117 c896fe29 bellard
    case INDEX_op_qemu_st8:
1118 c896fe29 bellard
        tcg_out_qemu_st(s, args, 0);
1119 c896fe29 bellard
        break;
1120 c896fe29 bellard
    case INDEX_op_qemu_st16:
1121 c896fe29 bellard
        tcg_out_qemu_st(s, args, 1);
1122 c896fe29 bellard
        break;
1123 c896fe29 bellard
    case INDEX_op_qemu_st32:
1124 c896fe29 bellard
        tcg_out_qemu_st(s, args, 2);
1125 c896fe29 bellard
        break;
1126 c896fe29 bellard
    case INDEX_op_qemu_st64:
1127 c896fe29 bellard
        tcg_out_qemu_st(s, args, 3);
1128 c896fe29 bellard
        break;
1129 c896fe29 bellard
1130 c896fe29 bellard
    default:
1131 c896fe29 bellard
        tcg_abort();
1132 c896fe29 bellard
    }
1133 c896fe29 bellard
}
1134 c896fe29 bellard
1135 b03cce8e bellard
static int tcg_target_callee_save_regs[] = {
1136 b03cce8e bellard
    TCG_REG_R10,
1137 b03cce8e bellard
    TCG_REG_R11,
1138 b03cce8e bellard
    TCG_REG_RBP,
1139 b03cce8e bellard
    TCG_REG_RBX,
1140 b03cce8e bellard
    TCG_REG_R12,
1141 b03cce8e bellard
    TCG_REG_R13,
1142 b03cce8e bellard
    /*    TCG_REG_R14, */ /* currently used for the global env, so no
1143 b03cce8e bellard
                             need to save */
1144 b03cce8e bellard
    TCG_REG_R15,
1145 b03cce8e bellard
};
1146 b03cce8e bellard
1147 b03cce8e bellard
static inline void tcg_out_push(TCGContext *s, int reg)
1148 b03cce8e bellard
{
1149 b03cce8e bellard
    tcg_out_opc(s, (0x50 + (reg & 7)), 0, reg, 0);
1150 b03cce8e bellard
}
1151 b03cce8e bellard
1152 b03cce8e bellard
static inline void tcg_out_pop(TCGContext *s, int reg)
1153 b03cce8e bellard
{
1154 b03cce8e bellard
    tcg_out_opc(s, (0x58 + (reg & 7)), 0, reg, 0);
1155 b03cce8e bellard
}
1156 b03cce8e bellard
1157 b03cce8e bellard
/* Generate global QEMU prologue and epilogue code */
1158 b03cce8e bellard
void tcg_target_qemu_prologue(TCGContext *s)
1159 b03cce8e bellard
{
1160 b03cce8e bellard
    int i, frame_size, push_size, stack_addend;
1161 b03cce8e bellard
1162 b03cce8e bellard
    /* TB prologue */
1163 b03cce8e bellard
    /* save all callee saved registers */
1164 b03cce8e bellard
    for(i = 0; i < ARRAY_SIZE(tcg_target_callee_save_regs); i++) {
1165 b03cce8e bellard
        tcg_out_push(s, tcg_target_callee_save_regs[i]);
1166 b03cce8e bellard
1167 b03cce8e bellard
    }
1168 b03cce8e bellard
    /* reserve some stack space */
1169 b03cce8e bellard
    push_size = 8 + ARRAY_SIZE(tcg_target_callee_save_regs) * 8;
1170 b03cce8e bellard
    frame_size = push_size + TCG_STATIC_CALL_ARGS_SIZE;
1171 b03cce8e bellard
    frame_size = (frame_size + TCG_TARGET_STACK_ALIGN - 1) & 
1172 b03cce8e bellard
        ~(TCG_TARGET_STACK_ALIGN - 1);
1173 b03cce8e bellard
    stack_addend = frame_size - push_size;
1174 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_RSP, -stack_addend);
1175 b03cce8e bellard
1176 b03cce8e bellard
    tcg_out_modrm(s, 0xff, 4, TCG_REG_RDI); /* jmp *%rdi */
1177 b03cce8e bellard
    
1178 b03cce8e bellard
    /* TB epilogue */
1179 b03cce8e bellard
    tb_ret_addr = s->code_ptr;
1180 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_RSP, stack_addend);
1181 b03cce8e bellard
    for(i = ARRAY_SIZE(tcg_target_callee_save_regs) - 1; i >= 0; i--) {
1182 b03cce8e bellard
        tcg_out_pop(s, tcg_target_callee_save_regs[i]);
1183 b03cce8e bellard
    }
1184 b03cce8e bellard
    tcg_out8(s, 0xc3); /* ret */
1185 b03cce8e bellard
}
1186 b03cce8e bellard
1187 c896fe29 bellard
static const TCGTargetOpDef x86_64_op_defs[] = {
1188 c896fe29 bellard
    { INDEX_op_exit_tb, { } },
1189 c896fe29 bellard
    { INDEX_op_goto_tb, { } },
1190 c896fe29 bellard
    { INDEX_op_call, { "ri" } }, /* XXX: might need a specific constant constraint */
1191 c896fe29 bellard
    { INDEX_op_jmp, { "ri" } }, /* XXX: might need a specific constant constraint */
1192 c896fe29 bellard
    { INDEX_op_br, { } },
1193 c896fe29 bellard
1194 c896fe29 bellard
    { INDEX_op_mov_i32, { "r", "r" } },
1195 c896fe29 bellard
    { INDEX_op_movi_i32, { "r" } },
1196 c896fe29 bellard
    { INDEX_op_ld8u_i32, { "r", "r" } },
1197 c896fe29 bellard
    { INDEX_op_ld8s_i32, { "r", "r" } },
1198 c896fe29 bellard
    { INDEX_op_ld16u_i32, { "r", "r" } },
1199 c896fe29 bellard
    { INDEX_op_ld16s_i32, { "r", "r" } },
1200 c896fe29 bellard
    { INDEX_op_ld_i32, { "r", "r" } },
1201 c896fe29 bellard
    { INDEX_op_st8_i32, { "r", "r" } },
1202 c896fe29 bellard
    { INDEX_op_st16_i32, { "r", "r" } },
1203 c896fe29 bellard
    { INDEX_op_st_i32, { "r", "r" } },
1204 c896fe29 bellard
1205 c896fe29 bellard
    { INDEX_op_add_i32, { "r", "0", "ri" } },
1206 c896fe29 bellard
    { INDEX_op_mul_i32, { "r", "0", "ri" } },
1207 c896fe29 bellard
    { INDEX_op_div2_i32, { "a", "d", "0", "1", "r" } },
1208 c896fe29 bellard
    { INDEX_op_divu2_i32, { "a", "d", "0", "1", "r" } },
1209 c896fe29 bellard
    { INDEX_op_sub_i32, { "r", "0", "ri" } },
1210 c896fe29 bellard
    { INDEX_op_and_i32, { "r", "0", "ri" } },
1211 c896fe29 bellard
    { INDEX_op_or_i32, { "r", "0", "ri" } },
1212 c896fe29 bellard
    { INDEX_op_xor_i32, { "r", "0", "ri" } },
1213 c896fe29 bellard
1214 c896fe29 bellard
    { INDEX_op_shl_i32, { "r", "0", "ci" } },
1215 c896fe29 bellard
    { INDEX_op_shr_i32, { "r", "0", "ci" } },
1216 c896fe29 bellard
    { INDEX_op_sar_i32, { "r", "0", "ci" } },
1217 c896fe29 bellard
1218 c896fe29 bellard
    { INDEX_op_brcond_i32, { "r", "ri" } },
1219 c896fe29 bellard
1220 c896fe29 bellard
    { INDEX_op_mov_i64, { "r", "r" } },
1221 c896fe29 bellard
    { INDEX_op_movi_i64, { "r" } },
1222 c896fe29 bellard
    { INDEX_op_ld8u_i64, { "r", "r" } },
1223 c896fe29 bellard
    { INDEX_op_ld8s_i64, { "r", "r" } },
1224 c896fe29 bellard
    { INDEX_op_ld16u_i64, { "r", "r" } },
1225 c896fe29 bellard
    { INDEX_op_ld16s_i64, { "r", "r" } },
1226 c896fe29 bellard
    { INDEX_op_ld32u_i64, { "r", "r" } },
1227 c896fe29 bellard
    { INDEX_op_ld32s_i64, { "r", "r" } },
1228 c896fe29 bellard
    { INDEX_op_ld_i64, { "r", "r" } },
1229 c896fe29 bellard
    { INDEX_op_st8_i64, { "r", "r" } },
1230 c896fe29 bellard
    { INDEX_op_st16_i64, { "r", "r" } },
1231 c896fe29 bellard
    { INDEX_op_st32_i64, { "r", "r" } },
1232 c896fe29 bellard
    { INDEX_op_st_i64, { "r", "r" } },
1233 c896fe29 bellard
1234 c896fe29 bellard
    { INDEX_op_add_i64, { "r", "0", "re" } },
1235 c896fe29 bellard
    { INDEX_op_mul_i64, { "r", "0", "re" } },
1236 c896fe29 bellard
    { INDEX_op_div2_i64, { "a", "d", "0", "1", "r" } },
1237 c896fe29 bellard
    { INDEX_op_divu2_i64, { "a", "d", "0", "1", "r" } },
1238 c896fe29 bellard
    { INDEX_op_sub_i64, { "r", "0", "re" } },
1239 c896fe29 bellard
    { INDEX_op_and_i64, { "r", "0", "reZ" } },
1240 c896fe29 bellard
    { INDEX_op_or_i64, { "r", "0", "re" } },
1241 c896fe29 bellard
    { INDEX_op_xor_i64, { "r", "0", "re" } },
1242 c896fe29 bellard
1243 c896fe29 bellard
    { INDEX_op_shl_i64, { "r", "0", "ci" } },
1244 c896fe29 bellard
    { INDEX_op_shr_i64, { "r", "0", "ci" } },
1245 c896fe29 bellard
    { INDEX_op_sar_i64, { "r", "0", "ci" } },
1246 c896fe29 bellard
1247 c896fe29 bellard
    { INDEX_op_brcond_i64, { "r", "re" } },
1248 c896fe29 bellard
1249 c896fe29 bellard
    { INDEX_op_bswap_i32, { "r", "0" } },
1250 c896fe29 bellard
    { INDEX_op_bswap_i64, { "r", "0" } },
1251 c896fe29 bellard
1252 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L" } },
1253 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L" } },
1254 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L" } },
1255 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L" } },
1256 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L" } },
1257 c896fe29 bellard
    { INDEX_op_qemu_ld32s, { "r", "L" } },
1258 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "L" } },
1259 c896fe29 bellard
1260 c896fe29 bellard
    { INDEX_op_qemu_st8, { "L", "L" } },
1261 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L" } },
1262 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L" } },
1263 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L" } },
1264 c896fe29 bellard
1265 c896fe29 bellard
    { -1 },
1266 c896fe29 bellard
};
1267 c896fe29 bellard
1268 c896fe29 bellard
void tcg_target_init(TCGContext *s)
1269 c896fe29 bellard
{
1270 b03cce8e bellard
    /* fail safe */
1271 b03cce8e bellard
    if ((1 << CPU_TLB_ENTRY_BITS) != sizeof(CPUTLBEntry))
1272 b03cce8e bellard
        tcg_abort();
1273 b03cce8e bellard
1274 c896fe29 bellard
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xffff);
1275 c896fe29 bellard
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I64], 0, 0xffff);
1276 c896fe29 bellard
    tcg_regset_set32(tcg_target_call_clobber_regs, 0,
1277 c896fe29 bellard
                     (1 << TCG_REG_RDI) | 
1278 c896fe29 bellard
                     (1 << TCG_REG_RSI) | 
1279 c896fe29 bellard
                     (1 << TCG_REG_RDX) |
1280 c896fe29 bellard
                     (1 << TCG_REG_RCX) |
1281 c896fe29 bellard
                     (1 << TCG_REG_R8) |
1282 c896fe29 bellard
                     (1 << TCG_REG_R9) |
1283 c896fe29 bellard
                     (1 << TCG_REG_RAX) |
1284 c896fe29 bellard
                     (1 << TCG_REG_R10) |
1285 c896fe29 bellard
                     (1 << TCG_REG_R11));
1286 c896fe29 bellard
    
1287 c896fe29 bellard
    tcg_regset_clear(s->reserved_regs);
1288 c896fe29 bellard
    tcg_regset_set_reg(s->reserved_regs, TCG_REG_RSP);
1289 c896fe29 bellard
    
1290 c896fe29 bellard
    tcg_add_target_add_op_defs(x86_64_op_defs);
1291 c896fe29 bellard
}