Revision b30bb3a2 hw/omap.h

b/hw/omap.h
163 163
# define OMAP_INT_USB_W2FC		20
164 164
# define OMAP_INT_1WIRE			21
165 165
# define OMAP_INT_OS_TIMER		22
166
# define OMAP_INT_MMC			23
166
# define OMAP_INT_OQN			23
167 167
# define OMAP_INT_GAUGE_32K		24
168 168
# define OMAP_INT_RTC_TIMER		25
169 169
# define OMAP_INT_RTC_ALARM		26
......
457 457
                struct omap_dma_lcd_channel_s *dma, DisplayState *ds,
458 458
                ram_addr_t imif_base, ram_addr_t emiff_base, omap_clk clk);
459 459

  
460
/* omap_mmc.c */
461
struct omap_mmc_s;
462
struct omap_mmc_s *omap_mmc_init(target_phys_addr_t base,
463
                qemu_irq irq, qemu_irq dma[], omap_clk clk);
464
void omap_mmc_reset(struct omap_mmc_s *s);
465

  
460 466
# define cpu_is_omap310(cpu)		(cpu->mpu_model == omap310)
461 467
# define cpu_is_omap1510(cpu)		(cpu->mpu_model == omap1510)
462 468
# define cpu_is_omap15xx(cpu)		\
......
497 503
    struct omap_uart_s *uart1;
498 504
    struct omap_uart_s *uart2;
499 505

  
506
    struct omap_mmc_s *mmc;
507

  
500 508
    /* MPU private TIPB peripherals */
501 509
    struct omap_intr_handler_s *ih[2];
502 510

  
......
566 574
#  error TARGET_PHYS_ADDR_BITS undefined
567 575
# endif
568 576

  
577
uint32_t omap_badwidth_read16(void *opaque, target_phys_addr_t addr);
578
void omap_badwidth_write16(void *opaque, target_phys_addr_t addr,
579
                uint32_t value);
580
uint32_t omap_badwidth_read32(void *opaque, target_phys_addr_t addr);
581
void omap_badwidth_write32(void *opaque, target_phys_addr_t addr,
582
                uint32_t value);
583

  
569 584
# define OMAP_BAD_REG(paddr)		\
570 585
        printf("%s: Bad register " OMAP_FMT_plx "\n", __FUNCTION__, paddr)
571 586
# define OMAP_RO_REG(paddr)		\

Also available in: Unified diff