Revision b41a2cd1 hw/i8254.c
b/hw/i8254.c | ||
---|---|---|
201 | 201 |
} |
202 | 202 |
} |
203 | 203 |
|
204 |
void pit_ioport_write(CPUState *env, uint32_t addr, uint32_t val)
|
|
204 |
static void pit_ioport_write(void *opaque, uint32_t addr, uint32_t val)
|
|
205 | 205 |
{ |
206 | 206 |
int channel, access; |
207 | 207 |
PITChannelState *s; |
... | ... | |
246 | 246 |
} |
247 | 247 |
} |
248 | 248 |
|
249 |
uint32_t pit_ioport_read(CPUState *env, uint32_t addr)
|
|
249 |
static uint32_t pit_ioport_read(void *opaque, uint32_t addr)
|
|
250 | 250 |
{ |
251 | 251 |
int ret, count; |
252 | 252 |
PITChannelState *s; |
... | ... | |
279 | 279 |
return ret; |
280 | 280 |
} |
281 | 281 |
|
282 |
void pit_init(void)
|
|
282 |
void pit_init(int base)
|
|
283 | 283 |
{ |
284 | 284 |
PITChannelState *s; |
285 | 285 |
int i; |
... | ... | |
291 | 291 |
pit_load_count(s, 0); |
292 | 292 |
} |
293 | 293 |
|
294 |
register_ioport_write(0x40, 4, pit_ioport_write, 1);
|
|
295 |
register_ioport_read(0x40, 3, pit_ioport_read, 1);
|
|
294 |
register_ioport_write(base, 4, 1, pit_ioport_write, NULL);
|
|
295 |
register_ioport_read(base, 3, 1, pit_ioport_read, NULL);
|
|
296 | 296 |
} |
297 | 297 |
|
Also available in: Unified diff