Statistics
| Branch: | Revision:

root / hw / palm.c @ b50a6563

History | View | Annotate | Download (6.5 kB)

1
/*
2
 * PalmOne's (TM) PDAs.
3
 *
4
 * Copyright (C) 2006-2007 Andrzej Zaborowski  <balrog@zabor.org>
5
 *
6
 * This program is free software; you can redistribute it and/or
7
 * modify it under the terms of the GNU General Public License as
8
 * published by the Free Software Foundation; either version 2 of
9
 * the License, or (at your option) any later version.
10
 *
11
 * This program is distributed in the hope that it will be useful,
12
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
 * GNU General Public License for more details.
15
 *
16
 * You should have received a copy of the GNU General Public License
17
 * along with this program; if not, write to the Free Software
18
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
19
 * MA 02111-1307 USA
20
 */
21
#include "vl.h"
22

    
23
static uint32_t static_readb(void *opaque, target_phys_addr_t offset)
24
{
25
    uint32_t *val = (uint32_t *) opaque;
26
    return *val >> ((offset & 3) << 3);
27
}
28

    
29
static uint32_t static_readh(void *opaque, target_phys_addr_t offset) {
30
    uint32_t *val = (uint32_t *) opaque;
31
    return *val >> ((offset & 1) << 3);
32
}
33

    
34
static uint32_t static_readw(void *opaque, target_phys_addr_t offset) {
35
    uint32_t *val = (uint32_t *) opaque;
36
    return *val >> ((offset & 0) << 3);
37
}
38

    
39
static void static_write(void *opaque, target_phys_addr_t offset,
40
                uint32_t value)
41
{
42
#ifdef SPY
43
    printf("%s: value %08lx written at " PA_FMT "\n",
44
                    __FUNCTION__, value, offset);
45
#endif
46
}
47

    
48
static CPUReadMemoryFunc *static_readfn[] = {
49
    static_readb,
50
    static_readh,
51
    static_readw,
52
};
53

    
54
static CPUWriteMemoryFunc *static_writefn[] = {
55
    static_write,
56
    static_write,
57
    static_write,
58
};
59

    
60
/* Palm Tunsgten|E support */
61

    
62
/* Shared GPIOs */
63
#define PALMTE_USBDETECT_GPIO        0
64
#define PALMTE_USB_OR_DC_GPIO        1
65
#define PALMTE_TSC_GPIO                4
66
#define PALMTE_PINTDAV_GPIO        6
67
#define PALMTE_MMC_WP_GPIO        8
68
#define PALMTE_MMC_POWER_GPIO        9
69
#define PALMTE_HDQ_GPIO                11
70
#define PALMTE_HEADPHONES_GPIO        14
71
#define PALMTE_SPEAKER_GPIO        15
72
/* MPU private GPIOs */
73
#define PALMTE_DC_GPIO                2
74
#define PALMTE_MMC_SWITCH_GPIO        4
75
#define PALMTE_MMC1_GPIO        6
76
#define PALMTE_MMC2_GPIO        7
77
#define PALMTE_MMC3_GPIO        11
78

    
79
static void palmte_microwire_setup(struct omap_mpu_state_s *cpu)
80
{
81
    qemu_irq p_int = omap_gpio_in_get(cpu->gpio)[PALMTE_PINTDAV_GPIO];
82

    
83
    omap_uwire_attach(
84
                    cpu->microwire,
85
                    tsc2102_init(qemu_irq_invert(p_int)),
86
                    0);
87
}
88

    
89
static struct {
90
    int row;
91
    int column;
92
} palmte_keymap[0x80] = {
93
    [0 ... 0x7f] = { -1, -1 },
94
    [0x3b] = { 0, 0 },        /* F1        -> Calendar */
95
    [0x3c] = { 1, 0 },        /* F2        -> Contacts */
96
    [0x3d] = { 2, 0 },        /* F3        -> Tasks List */
97
    [0x3e] = { 3, 0 },        /* F4        -> Note Pad */
98
    [0x01] = { 4, 0 },        /* Esc        -> Power */
99
    [0x4b] = { 0, 1 },        /*            Left */
100
    [0x50] = { 1, 1 },        /*            Down */
101
    [0x48] = { 2, 1 },        /*           Up */
102
    [0x4d] = { 3, 1 },        /*           Right */
103
    [0x4c] = { 4, 1 },        /*            Centre */
104
    [0x39] = { 4, 1 },        /* Spc        -> Centre */
105
};
106

    
107
static void palmte_button_event(void *opaque, int keycode)
108
{
109
    struct omap_mpu_state_s *cpu = (struct omap_mpu_state_s *) opaque;
110

    
111
    if (palmte_keymap[keycode & 0x7f].row != -1)
112
        omap_mpuio_key(cpu->mpuio,
113
                        palmte_keymap[keycode & 0x7f].row,
114
                        palmte_keymap[keycode & 0x7f].column,
115
                        !(keycode & 0x80));
116
}
117

    
118
static void palmte_init(int ram_size, int vga_ram_size, int boot_device,
119
                DisplayState *ds, const char **fd_filename, int snapshot,
120
                const char *kernel_filename, const char *kernel_cmdline,
121
                const char *initrd_filename, const char *cpu_model)
122
{
123
    struct omap_mpu_state_s *cpu;
124
    int flash_size = 0x00800000;
125
    int sdram_size = 0x02000000;
126
    int io;
127
    static uint32_t cs0val = 0xffffffff;
128
    static uint32_t cs1val = 0x0000e1a0;
129
    static uint32_t cs2val = 0x0000e1a0;
130
    static uint32_t cs3val = 0xe1a0e1a0;
131
    ram_addr_t phys_flash;
132
    int rom_size, rom_loaded = 0;
133

    
134
    if (ram_size < flash_size + sdram_size + OMAP15XX_SRAM_SIZE) {
135
        fprintf(stderr, "This architecture uses %i bytes of memory\n",
136
                        flash_size + sdram_size + OMAP15XX_SRAM_SIZE);
137
        exit(1);
138
    }
139

    
140
    cpu = omap310_mpu_init(sdram_size, ds, cpu_model);
141

    
142
    /* External Flash (EMIFS) */
143
    cpu_register_physical_memory(OMAP_CS0_BASE, flash_size,
144
                    (phys_flash = qemu_ram_alloc(flash_size)) | IO_MEM_ROM);
145

    
146
    io = cpu_register_io_memory(0, static_readfn, static_writefn, &cs0val);
147
    cpu_register_physical_memory(OMAP_CS0_BASE + flash_size,
148
                    OMAP_CS0_SIZE - flash_size, io);
149
    io = cpu_register_io_memory(0, static_readfn, static_writefn, &cs1val);
150
    cpu_register_physical_memory(OMAP_CS1_BASE, OMAP_CS1_SIZE, io);
151
    io = cpu_register_io_memory(0, static_readfn, static_writefn, &cs2val);
152
    cpu_register_physical_memory(OMAP_CS2_BASE, OMAP_CS2_SIZE, io);
153
    io = cpu_register_io_memory(0, static_readfn, static_writefn, &cs3val);
154
    cpu_register_physical_memory(OMAP_CS3_BASE, OMAP_CS3_SIZE, io);
155

    
156
    palmte_microwire_setup(cpu);
157

    
158
    qemu_add_kbd_event_handler(palmte_button_event, cpu);
159

    
160
    omap_mmc_handlers(cpu->mmc,
161
                    omap_gpio_in_get(cpu->gpio)[PALMTE_MMC_WP_GPIO],
162
                    qemu_irq_invert(omap_mpuio_in_get(cpu->mpuio)
163
                            [PALMTE_MMC_SWITCH_GPIO]));
164

    
165
    /* Setup initial (reset) machine state */
166
    if (nb_option_roms) {
167
        rom_size = get_image_size(option_rom[0]);
168
        if (rom_size > flash_size)
169
            fprintf(stderr, "%s: ROM image too big (%x > %x)\n",
170
                            __FUNCTION__, rom_size, flash_size);
171
        else if (rom_size > 0 && load_image(option_rom[0],
172
                                phys_ram_base + phys_flash) > 0) {
173
            rom_loaded = 1;
174
            cpu->env->regs[15] = 0x00000000;
175
        } else
176
            fprintf(stderr, "%s: error loading '%s'\n",
177
                            __FUNCTION__, option_rom[0]);
178
    }
179

    
180
    if (!rom_loaded && !kernel_filename) {
181
        fprintf(stderr, "Kernel or ROM image must be specified\n");
182
        exit(1);
183
    }
184

    
185
    /* Load the kernel.  */
186
    if (kernel_filename) {
187
        /* Start at bootloader.  */
188
        cpu->env->regs[15] = OMAP_EMIFF_BASE;
189

    
190
        arm_load_kernel(cpu->env, sdram_size, kernel_filename, kernel_cmdline,
191
                        initrd_filename, 0x331, OMAP_EMIFF_BASE);
192
    }
193

    
194
    dpy_resize(ds, 320, 320);
195
}
196

    
197
QEMUMachine palmte_machine = {
198
    "cheetah",
199
    "Palm Tungsten|E aka. Cheetah PDA (OMAP310)",
200
    palmte_init,
201
};