Statistics
| Branch: | Revision:

root / hw / vga_int.h @ b584726d

History | View | Annotate | Download (10.3 kB)

1 798b0c25 bellard
/*
2 798b0c25 bellard
 * QEMU internal VGA defines.
3 5fafdf24 ths
 *
4 798b0c25 bellard
 * Copyright (c) 2003-2004 Fabrice Bellard
5 5fafdf24 ths
 *
6 798b0c25 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 798b0c25 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 798b0c25 bellard
 * in the Software without restriction, including without limitation the rights
9 798b0c25 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 798b0c25 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 798b0c25 bellard
 * furnished to do so, subject to the following conditions:
12 798b0c25 bellard
 *
13 798b0c25 bellard
 * The above copyright notice and this permission notice shall be included in
14 798b0c25 bellard
 * all copies or substantial portions of the Software.
15 798b0c25 bellard
 *
16 798b0c25 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 798b0c25 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 798b0c25 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 798b0c25 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 798b0c25 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 798b0c25 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 798b0c25 bellard
 * THE SOFTWARE.
23 798b0c25 bellard
 */
24 798b0c25 bellard
#define MSR_COLOR_EMULATION 0x01
25 798b0c25 bellard
#define MSR_PAGE_SELECT     0x20
26 798b0c25 bellard
27 798b0c25 bellard
#define ST01_V_RETRACE      0x08
28 798b0c25 bellard
#define ST01_DISP_ENABLE    0x01
29 798b0c25 bellard
30 798b0c25 bellard
/* bochs VBE support */
31 798b0c25 bellard
#define CONFIG_BOCHS_VBE
32 798b0c25 bellard
33 8454df8b bellard
#define VBE_DISPI_MAX_XRES              1600
34 8454df8b bellard
#define VBE_DISPI_MAX_YRES              1200
35 8454df8b bellard
#define VBE_DISPI_MAX_BPP               32
36 798b0c25 bellard
37 798b0c25 bellard
#define VBE_DISPI_INDEX_ID              0x0
38 798b0c25 bellard
#define VBE_DISPI_INDEX_XRES            0x1
39 798b0c25 bellard
#define VBE_DISPI_INDEX_YRES            0x2
40 798b0c25 bellard
#define VBE_DISPI_INDEX_BPP             0x3
41 798b0c25 bellard
#define VBE_DISPI_INDEX_ENABLE          0x4
42 798b0c25 bellard
#define VBE_DISPI_INDEX_BANK            0x5
43 798b0c25 bellard
#define VBE_DISPI_INDEX_VIRT_WIDTH      0x6
44 798b0c25 bellard
#define VBE_DISPI_INDEX_VIRT_HEIGHT     0x7
45 798b0c25 bellard
#define VBE_DISPI_INDEX_X_OFFSET        0x8
46 798b0c25 bellard
#define VBE_DISPI_INDEX_Y_OFFSET        0x9
47 798b0c25 bellard
#define VBE_DISPI_INDEX_NB              0xa
48 3b46e624 ths
49 798b0c25 bellard
#define VBE_DISPI_ID0                   0xB0C0
50 798b0c25 bellard
#define VBE_DISPI_ID1                   0xB0C1
51 798b0c25 bellard
#define VBE_DISPI_ID2                   0xB0C2
52 37dd208d bellard
#define VBE_DISPI_ID3                   0xB0C3
53 37dd208d bellard
#define VBE_DISPI_ID4                   0xB0C4
54 3b46e624 ths
55 798b0c25 bellard
#define VBE_DISPI_DISABLED              0x00
56 798b0c25 bellard
#define VBE_DISPI_ENABLED               0x01
57 8454df8b bellard
#define VBE_DISPI_GETCAPS               0x02
58 8454df8b bellard
#define VBE_DISPI_8BIT_DAC              0x20
59 798b0c25 bellard
#define VBE_DISPI_LFB_ENABLED           0x40
60 798b0c25 bellard
#define VBE_DISPI_NOCLEARMEM            0x80
61 3b46e624 ths
62 798b0c25 bellard
#define VBE_DISPI_LFB_PHYSICAL_ADDRESS  0xE0000000
63 798b0c25 bellard
64 798b0c25 bellard
#ifdef CONFIG_BOCHS_VBE
65 4e3e9d0b bellard
66 4e3e9d0b bellard
#define VGA_STATE_COMMON_BOCHS_VBE              \
67 4e3e9d0b bellard
    uint16_t vbe_index;                         \
68 4e3e9d0b bellard
    uint16_t vbe_regs[VBE_DISPI_INDEX_NB];      \
69 4e3e9d0b bellard
    uint32_t vbe_start_addr;                    \
70 4e3e9d0b bellard
    uint32_t vbe_line_offset;                   \
71 798b0c25 bellard
    uint32_t vbe_bank_mask;
72 4e3e9d0b bellard
73 4e3e9d0b bellard
#else
74 4e3e9d0b bellard
75 4e3e9d0b bellard
#define VGA_STATE_COMMON_BOCHS_VBE
76 4e3e9d0b bellard
77 4e3e9d0b bellard
#endif /* !CONFIG_BOCHS_VBE */
78 4e3e9d0b bellard
79 798b0c25 bellard
#define CH_ATTR_SIZE (160 * 100)
80 8454df8b bellard
#define VGA_MAX_HEIGHT 2048
81 4e3e9d0b bellard
82 cb5a7aa8 malc
struct vga_precise_retrace {
83 cb5a7aa8 malc
    int64_t ticks_per_char;
84 cb5a7aa8 malc
    int64_t total_chars;
85 cb5a7aa8 malc
    int htotal;
86 cb5a7aa8 malc
    int hstart;
87 cb5a7aa8 malc
    int hend;
88 cb5a7aa8 malc
    int vstart;
89 cb5a7aa8 malc
    int vend;
90 cb5a7aa8 malc
    int freq;
91 cb5a7aa8 malc
};
92 cb5a7aa8 malc
93 cb5a7aa8 malc
union vga_retrace {
94 cb5a7aa8 malc
    struct vga_precise_retrace precise;
95 cb5a7aa8 malc
};
96 cb5a7aa8 malc
97 cb5a7aa8 malc
struct VGAState;
98 cb5a7aa8 malc
typedef uint8_t (* vga_retrace_fn)(struct VGAState *s);
99 cb5a7aa8 malc
typedef void (* vga_update_retrace_info_fn)(struct VGAState *s);
100 cb5a7aa8 malc
101 4e3e9d0b bellard
#define VGA_STATE_COMMON                                                \
102 4e3e9d0b bellard
    uint8_t *vram_ptr;                                                  \
103 4efe2755 aliguori
    ram_addr_t vram_offset;                                             \
104 4e3e9d0b bellard
    unsigned int vram_size;                                             \
105 2bec46dc aliguori
    uint32_t lfb_addr;                                                  \
106 2bec46dc aliguori
    uint32_t lfb_end;                                                   \
107 2bec46dc aliguori
    uint32_t map_addr;                                                  \
108 2bec46dc aliguori
    uint32_t map_end;                                                   \
109 2bec46dc aliguori
    uint32_t lfb_vram_mapped; /* whether 0xa0000 is mapped as ram */    \
110 d5295253 bellard
    unsigned long bios_offset;                                          \
111 d5295253 bellard
    unsigned int bios_size;                                             \
112 2abec30b ths
    int it_shift;                                                       \
113 d2269f6f bellard
    PCIDevice *pci_dev;                                                 \
114 4e3e9d0b bellard
    uint32_t latch;                                                     \
115 4e3e9d0b bellard
    uint8_t sr_index;                                                   \
116 4e3e9d0b bellard
    uint8_t sr[256];                                                    \
117 4e3e9d0b bellard
    uint8_t gr_index;                                                   \
118 4e3e9d0b bellard
    uint8_t gr[256];                                                    \
119 4e3e9d0b bellard
    uint8_t ar_index;                                                   \
120 4e3e9d0b bellard
    uint8_t ar[21];                                                     \
121 4e3e9d0b bellard
    int ar_flip_flop;                                                   \
122 4e3e9d0b bellard
    uint8_t cr_index;                                                   \
123 4e3e9d0b bellard
    uint8_t cr[256]; /* CRT registers */                                \
124 4e3e9d0b bellard
    uint8_t msr; /* Misc Output Register */                             \
125 4e3e9d0b bellard
    uint8_t fcr; /* Feature Control Register */                         \
126 4e3e9d0b bellard
    uint8_t st00; /* status 0 */                                        \
127 4e3e9d0b bellard
    uint8_t st01; /* status 1 */                                        \
128 4e3e9d0b bellard
    uint8_t dac_state;                                                  \
129 4e3e9d0b bellard
    uint8_t dac_sub_index;                                              \
130 4e3e9d0b bellard
    uint8_t dac_read_index;                                             \
131 4e3e9d0b bellard
    uint8_t dac_write_index;                                            \
132 4e3e9d0b bellard
    uint8_t dac_cache[3]; /* used when writing */                       \
133 37dd208d bellard
    int dac_8bit;                                                       \
134 4e3e9d0b bellard
    uint8_t palette[768];                                               \
135 4e3e9d0b bellard
    int32_t bank_offset;                                                \
136 b4fbd879 aliguori
    int vga_io_memory;                                             \
137 4e3e9d0b bellard
    int (*get_bpp)(struct VGAState *s);                                 \
138 4e3e9d0b bellard
    void (*get_offsets)(struct VGAState *s,                             \
139 4e3e9d0b bellard
                        uint32_t *pline_offset,                         \
140 83acc96b bellard
                        uint32_t *pstart_addr,                          \
141 83acc96b bellard
                        uint32_t *pline_compare);                       \
142 a130a41e bellard
    void (*get_resolution)(struct VGAState *s,                          \
143 a130a41e bellard
                        int *pwidth,                                    \
144 a130a41e bellard
                        int *pheight);                                  \
145 4e3e9d0b bellard
    VGA_STATE_COMMON_BOCHS_VBE                                          \
146 4e3e9d0b bellard
    /* display refresh support */                                       \
147 4e3e9d0b bellard
    DisplayState *ds;                                                   \
148 4e3e9d0b bellard
    uint32_t font_offsets[2];                                           \
149 4e3e9d0b bellard
    int graphic_mode;                                                   \
150 4e3e9d0b bellard
    uint8_t shift_control;                                              \
151 4e3e9d0b bellard
    uint8_t double_scan;                                                \
152 4e3e9d0b bellard
    uint32_t line_offset;                                               \
153 4e3e9d0b bellard
    uint32_t line_compare;                                              \
154 4e3e9d0b bellard
    uint32_t start_addr;                                                \
155 546fa6ab bellard
    uint32_t plane_updated;                                             \
156 7d957bd8 aliguori
    uint32_t last_line_offset;                                          \
157 4e3e9d0b bellard
    uint8_t last_cw, last_ch;                                           \
158 4e3e9d0b bellard
    uint32_t last_width, last_height; /* in chars or pixels */          \
159 4e3e9d0b bellard
    uint32_t last_scr_width, last_scr_height; /* in pixels */           \
160 7d957bd8 aliguori
    uint32_t last_depth; /* in bits */                                  \
161 4e3e9d0b bellard
    uint8_t cursor_start, cursor_end;                                   \
162 4e3e9d0b bellard
    uint32_t cursor_offset;                                             \
163 4e3e9d0b bellard
    unsigned int (*rgb_to_pixel)(unsigned int r,                        \
164 4e3e9d0b bellard
                                 unsigned int g, unsigned b);           \
165 d34cab9f ths
    vga_hw_update_ptr update;                                           \
166 d34cab9f ths
    vga_hw_invalidate_ptr invalidate;                                   \
167 d34cab9f ths
    vga_hw_screen_dump_ptr screen_dump;                                 \
168 4d3b6f6e balrog
    vga_hw_text_update_ptr text_update;                                 \
169 a8aa669b bellard
    /* hardware mouse cursor support */                                 \
170 a8aa669b bellard
    uint32_t invalidated_y_table[VGA_MAX_HEIGHT / 32];                  \
171 a8aa669b bellard
    void (*cursor_invalidate)(struct VGAState *s);                      \
172 a8aa669b bellard
    void (*cursor_draw_line)(struct VGAState *s, uint8_t *d, int y);    \
173 4e3e9d0b bellard
    /* tell for each page if it has been updated since the last time */ \
174 4e3e9d0b bellard
    uint32_t last_palette[256];                                         \
175 cb5a7aa8 malc
    uint32_t last_ch_attr[CH_ATTR_SIZE]; /* XXX: make it dynamic */     \
176 cb5a7aa8 malc
    /* retrace */                                                       \
177 cb5a7aa8 malc
    vga_retrace_fn retrace;                                             \
178 cb5a7aa8 malc
    vga_update_retrace_info_fn update_retrace_info;                     \
179 cb5a7aa8 malc
    union vga_retrace retrace_info;
180 4e3e9d0b bellard
181 4e3e9d0b bellard
182 4e3e9d0b bellard
typedef struct VGAState {
183 4e3e9d0b bellard
    VGA_STATE_COMMON
184 798b0c25 bellard
} VGAState;
185 798b0c25 bellard
186 a8aa669b bellard
static inline int c6_to_8(int v)
187 a8aa669b bellard
{
188 a8aa669b bellard
    int b;
189 a8aa669b bellard
    v &= 0x3f;
190 a8aa669b bellard
    b = v & 1;
191 a8aa669b bellard
    return (v << 2) | (b << 1) | b;
192 a8aa669b bellard
}
193 a8aa669b bellard
194 b584726d pbrook
void vga_common_init(VGAState *s, int vga_ram_size);
195 d34cab9f ths
void vga_init(VGAState *s);
196 4abc796d blueswir1
void vga_reset(void *s);
197 2bec46dc aliguori
198 2bec46dc aliguori
void vga_dirty_log_start(VGAState *s);
199 2bec46dc aliguori
void vga_dirty_log_stop(VGAState *s);
200 2bec46dc aliguori
201 798b0c25 bellard
uint32_t vga_mem_readb(void *opaque, target_phys_addr_t addr);
202 798b0c25 bellard
void vga_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val);
203 a8aa669b bellard
void vga_invalidate_scanlines(VGAState *s, int y1, int y2);
204 e07d630a aliguori
int ppm_save(const char *filename, struct DisplaySurface *ds);
205 a8aa669b bellard
206 5fafdf24 ths
void vga_draw_cursor_line_8(uint8_t *d1, const uint8_t *src1,
207 5fafdf24 ths
                            int poffset, int w,
208 a8aa669b bellard
                            unsigned int color0, unsigned int color1,
209 a8aa669b bellard
                            unsigned int color_xor);
210 5fafdf24 ths
void vga_draw_cursor_line_16(uint8_t *d1, const uint8_t *src1,
211 5fafdf24 ths
                             int poffset, int w,
212 a8aa669b bellard
                             unsigned int color0, unsigned int color1,
213 a8aa669b bellard
                             unsigned int color_xor);
214 5fafdf24 ths
void vga_draw_cursor_line_32(uint8_t *d1, const uint8_t *src1,
215 5fafdf24 ths
                             int poffset, int w,
216 a8aa669b bellard
                             unsigned int color0, unsigned int color1,
217 a8aa669b bellard
                             unsigned int color_xor);
218 798b0c25 bellard
219 798b0c25 bellard
extern const uint8_t sr_mask[8];
220 798b0c25 bellard
extern const uint8_t gr_mask[16];