Revision bd37ec21
| b/hw/gt64xxx.c | ||
|---|---|---|
| 1109 | 1109 |
GT64120State *s; |
| 1110 | 1110 |
PCIDevice *d; |
| 1111 | 1111 |
|
| 1112 |
(void)&pci_host_data_writeb; /* avoid warning */ |
|
| 1113 |
(void)&pci_host_data_writew; /* avoid warning */ |
|
| 1114 |
(void)&pci_host_data_readb; /* avoid warning */ |
|
| 1115 |
(void)&pci_host_data_readw; /* avoid warning */ |
|
| 1116 |
|
|
| 1112 | 1117 |
s = qemu_mallocz(sizeof(GT64120State)); |
| 1113 | 1118 |
s->pci = qemu_mallocz(sizeof(GT64120PCIState)); |
| 1114 | 1119 |
|
| b/target-i386/exec.h | ||
|---|---|---|
| 419 | 419 |
|
| 420 | 420 |
static inline CPU86_LDouble helper_fldt(target_ulong ptr) |
| 421 | 421 |
{
|
| 422 |
return *(CPU86_LDouble *)ptr; |
|
| 422 |
return *(CPU86_LDouble *)(unsigned long)ptr;
|
|
| 423 | 423 |
} |
| 424 | 424 |
|
| 425 | 425 |
static inline void helper_fstt(CPU86_LDouble f, target_ulong ptr) |
| 426 | 426 |
{
|
| 427 |
*(CPU86_LDouble *)ptr = f; |
|
| 427 |
*(CPU86_LDouble *)(unsigned long)ptr = f;
|
|
| 428 | 428 |
} |
| 429 | 429 |
|
| 430 | 430 |
#else |
| b/target-sparc/op_helper.c | ||
|---|---|---|
| 433 | 433 |
break; |
| 434 | 434 |
case 0x01c00a04: /* MXCC control register */ |
| 435 | 435 |
if (size == 4) |
| 436 |
env->mxccregs[3] = (env->mxccregs[0xa] & 0xffffffff00000000) | T1; |
|
| 436 |
env->mxccregs[3] = (env->mxccregs[0xa] & 0xffffffff00000000ULL) | T1;
|
|
| 437 | 437 |
else |
| 438 | 438 |
DPRINTF_MXCC("%08x: unimplemented access size: %d\n", T0, size);
|
| 439 | 439 |
break; |
Also available in: Unified diff