Revision bd7d9a6d target-ppc/exec.h

b/target-ppc/exec.h
39 39 
#define T2 (env->t2)
40 40 
#define TDX "%016" PRIx64
41 41 
#else
42 
register unsigned long T0 asm(AREG1);
43 
register unsigned long T1 asm(AREG2);
44 
register unsigned long T2 asm(AREG3);
42 
register target_ulong T0 asm(AREG1);
43 
register target_ulong T1 asm(AREG2);
44 
register target_ulong T2 asm(AREG3);
45 45 
#define TDX "%016lx"
46 46 
#endif
47 47 
/* We may, sometime, need 64 bits registers on 32 bits targets */
48 
#if (HOST_LONG_BITS == 32)
49 
/* no registers can be used */
50 
#define T0_64 (env->t0)
51 
#define T1_64 (env->t1)
52 
#define T2_64 (env->t2)
48 
#if !defined(TARGET_PPC64)
49 
#define T0_64 (env->t0_64)
50 
#define T1_64 (env->t1_64)
51 
#define T2_64 (env->t2_64)
53 52 
#else
54 53 
#define T0_64 T0
55 54 
#define T1_64 T1

Also available in: Unified diff