root / target-arm / cpu.h @ c1713132
History | View | Annotate | Download (8 kB)
1 |
/*
|
---|---|
2 |
* ARM virtual CPU header
|
3 |
*
|
4 |
* Copyright (c) 2003 Fabrice Bellard
|
5 |
*
|
6 |
* This library is free software; you can redistribute it and/or
|
7 |
* modify it under the terms of the GNU Lesser General Public
|
8 |
* License as published by the Free Software Foundation; either
|
9 |
* version 2 of the License, or (at your option) any later version.
|
10 |
*
|
11 |
* This library is distributed in the hope that it will be useful,
|
12 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
* Lesser General Public License for more details.
|
15 |
*
|
16 |
* You should have received a copy of the GNU Lesser General Public
|
17 |
* License along with this library; if not, write to the Free Software
|
18 |
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 |
*/
|
20 |
#ifndef CPU_ARM_H
|
21 |
#define CPU_ARM_H
|
22 |
|
23 |
#define TARGET_LONG_BITS 32 |
24 |
|
25 |
#define ELF_MACHINE EM_ARM
|
26 |
|
27 |
#include "cpu-defs.h" |
28 |
|
29 |
#include "softfloat.h" |
30 |
|
31 |
#define TARGET_HAS_ICE 1 |
32 |
|
33 |
#define EXCP_UDEF 1 /* undefined instruction */ |
34 |
#define EXCP_SWI 2 /* software interrupt */ |
35 |
#define EXCP_PREFETCH_ABORT 3 |
36 |
#define EXCP_DATA_ABORT 4 |
37 |
#define EXCP_IRQ 5 |
38 |
#define EXCP_FIQ 6 |
39 |
#define EXCP_BKPT 7 |
40 |
|
41 |
typedef void ARMWriteCPFunc(void *opaque, int cp_info, |
42 |
int srcreg, int operand, uint32_t value); |
43 |
typedef uint32_t ARMReadCPFunc(void *opaque, int cp_info, |
44 |
int dstreg, int operand); |
45 |
|
46 |
/* We currently assume float and double are IEEE single and double
|
47 |
precision respectively.
|
48 |
Doing runtime conversions is tricky because VFP registers may contain
|
49 |
integer values (eg. as the result of a FTOSI instruction).
|
50 |
s<2n> maps to the least significant half of d<n>
|
51 |
s<2n+1> maps to the most significant half of d<n>
|
52 |
*/
|
53 |
|
54 |
typedef struct CPUARMState { |
55 |
/* Regs for current mode. */
|
56 |
uint32_t regs[16];
|
57 |
/* Frequently accessed CPSR bits are stored separately for efficiently.
|
58 |
This contains all the other bits. Use cpsr_{read,write} to access
|
59 |
the whole CPSR. */
|
60 |
uint32_t uncached_cpsr; |
61 |
uint32_t spsr; |
62 |
|
63 |
/* Banked registers. */
|
64 |
uint32_t banked_spsr[6];
|
65 |
uint32_t banked_r13[6];
|
66 |
uint32_t banked_r14[6];
|
67 |
|
68 |
/* These hold r8-r12. */
|
69 |
uint32_t usr_regs[5];
|
70 |
uint32_t fiq_regs[5];
|
71 |
|
72 |
/* cpsr flag cache for faster execution */
|
73 |
uint32_t CF; /* 0 or 1 */
|
74 |
uint32_t VF; /* V is the bit 31. All other bits are undefined */
|
75 |
uint32_t NZF; /* N is bit 31. Z is computed from NZF */
|
76 |
uint32_t QF; /* 0 or 1 */
|
77 |
|
78 |
int thumb; /* 0 = arm mode, 1 = thumb mode */ |
79 |
|
80 |
/* System control coprocessor (cp15) */
|
81 |
struct {
|
82 |
uint32_t c0_cpuid; |
83 |
uint32_t c0_cachetype; |
84 |
uint32_t c1_sys; /* System control register. */
|
85 |
uint32_t c1_coproc; /* Coprocessor access register. */
|
86 |
uint32_t c2; /* MMU translation table base. */
|
87 |
uint32_t c3; /* MMU domain access control register. */
|
88 |
uint32_t c5_insn; /* Fault status registers. */
|
89 |
uint32_t c5_data; |
90 |
uint32_t c6_insn; /* Fault address registers. */
|
91 |
uint32_t c6_data; |
92 |
uint32_t c9_insn; /* Cache lockdown registers. */
|
93 |
uint32_t c9_data; |
94 |
uint32_t c13_fcse; /* FCSE PID. */
|
95 |
uint32_t c13_context; /* Context ID. */
|
96 |
uint32_t c15_cpar; /* XScale Coprocessor Access Register */
|
97 |
} cp15; |
98 |
|
99 |
/* Coprocessor IO used by peripherals */
|
100 |
struct {
|
101 |
ARMReadCPFunc *cp_read; |
102 |
ARMWriteCPFunc *cp_write; |
103 |
void *opaque;
|
104 |
} cp[15];
|
105 |
|
106 |
/* Internal CPU feature flags. */
|
107 |
uint32_t features; |
108 |
|
109 |
/* exception/interrupt handling */
|
110 |
jmp_buf jmp_env; |
111 |
int exception_index;
|
112 |
int interrupt_request;
|
113 |
int user_mode_only;
|
114 |
int halted;
|
115 |
|
116 |
/* VFP coprocessor state. */
|
117 |
struct {
|
118 |
float64 regs[16];
|
119 |
|
120 |
uint32_t xregs[16];
|
121 |
/* We store these fpcsr fields separately for convenience. */
|
122 |
int vec_len;
|
123 |
int vec_stride;
|
124 |
|
125 |
/* Temporary variables if we don't have spare fp regs. */
|
126 |
float32 tmp0s, tmp1s; |
127 |
float64 tmp0d, tmp1d; |
128 |
|
129 |
float_status fp_status; |
130 |
} vfp; |
131 |
|
132 |
#if defined(CONFIG_USER_ONLY)
|
133 |
/* For usermode syscall translation. */
|
134 |
int eabi;
|
135 |
#endif
|
136 |
|
137 |
CPU_COMMON |
138 |
|
139 |
/* These fields after the common ones so thes are preserved on reset. */
|
140 |
int ram_size;
|
141 |
const char *kernel_filename; |
142 |
const char *kernel_cmdline; |
143 |
const char *initrd_filename; |
144 |
int board_id;
|
145 |
} CPUARMState; |
146 |
|
147 |
CPUARMState *cpu_arm_init(void);
|
148 |
int cpu_arm_exec(CPUARMState *s);
|
149 |
void cpu_arm_close(CPUARMState *s);
|
150 |
void do_interrupt(CPUARMState *);
|
151 |
void switch_mode(CPUARMState *, int); |
152 |
|
153 |
/* you can call this signal handler from your SIGBUS and SIGSEGV
|
154 |
signal handlers to inform the virtual CPU of exceptions. non zero
|
155 |
is returned if the signal was handled by the virtual CPU. */
|
156 |
int cpu_arm_signal_handler(int host_signum, void *pinfo, |
157 |
void *puc);
|
158 |
|
159 |
#define CPSR_M (0x1f) |
160 |
#define CPSR_T (1 << 5) |
161 |
#define CPSR_F (1 << 6) |
162 |
#define CPSR_I (1 << 7) |
163 |
#define CPSR_A (1 << 8) |
164 |
#define CPSR_E (1 << 9) |
165 |
#define CPSR_IT_2_7 (0xfc00) |
166 |
/* Bits 20-23 reserved. */
|
167 |
#define CPSR_J (1 << 24) |
168 |
#define CPSR_IT_0_1 (3 << 25) |
169 |
#define CPSR_Q (1 << 27) |
170 |
#define CPSR_NZCV (0xf << 28) |
171 |
|
172 |
#define CACHED_CPSR_BITS (CPSR_T | CPSR_Q | CPSR_NZCV)
|
173 |
/* Return the current CPSR value. */
|
174 |
static inline uint32_t cpsr_read(CPUARMState *env) |
175 |
{ |
176 |
int ZF;
|
177 |
ZF = (env->NZF == 0);
|
178 |
return env->uncached_cpsr | (env->NZF & 0x80000000) | (ZF << 30) | |
179 |
(env->CF << 29) | ((env->VF & 0x80000000) >> 3) | (env->QF << 27) |
180 |
| (env->thumb << 5);
|
181 |
} |
182 |
|
183 |
/* Set the CPSR. Note that some bits of mask must be all-set or all-clear. */
|
184 |
static inline void cpsr_write(CPUARMState *env, uint32_t val, uint32_t mask) |
185 |
{ |
186 |
/* NOTE: N = 1 and Z = 1 cannot be stored currently */
|
187 |
if (mask & CPSR_NZCV) {
|
188 |
env->NZF = (val & 0xc0000000) ^ 0x40000000; |
189 |
env->CF = (val >> 29) & 1; |
190 |
env->VF = (val << 3) & 0x80000000; |
191 |
} |
192 |
if (mask & CPSR_Q)
|
193 |
env->QF = ((val & CPSR_Q) != 0);
|
194 |
if (mask & CPSR_T)
|
195 |
env->thumb = ((val & CPSR_T) != 0);
|
196 |
|
197 |
if ((env->uncached_cpsr ^ val) & mask & CPSR_M) {
|
198 |
switch_mode(env, val & CPSR_M); |
199 |
} |
200 |
mask &= ~CACHED_CPSR_BITS; |
201 |
env->uncached_cpsr = (env->uncached_cpsr & ~mask) | (val & mask); |
202 |
} |
203 |
|
204 |
enum arm_cpu_mode {
|
205 |
ARM_CPU_MODE_USR = 0x10,
|
206 |
ARM_CPU_MODE_FIQ = 0x11,
|
207 |
ARM_CPU_MODE_IRQ = 0x12,
|
208 |
ARM_CPU_MODE_SVC = 0x13,
|
209 |
ARM_CPU_MODE_ABT = 0x17,
|
210 |
ARM_CPU_MODE_UND = 0x1b,
|
211 |
ARM_CPU_MODE_SYS = 0x1f
|
212 |
}; |
213 |
|
214 |
/* VFP system registers. */
|
215 |
#define ARM_VFP_FPSID 0 |
216 |
#define ARM_VFP_FPSCR 1 |
217 |
#define ARM_VFP_FPEXC 8 |
218 |
#define ARM_VFP_FPINST 9 |
219 |
#define ARM_VFP_FPINST2 10 |
220 |
|
221 |
enum arm_features {
|
222 |
ARM_FEATURE_VFP, |
223 |
ARM_FEATURE_AUXCR, /* ARM1026 Auxiliary control register. */
|
224 |
ARM_FEATURE_XSCALE, /* Intel XScale extensions. */
|
225 |
}; |
226 |
|
227 |
static inline int arm_feature(CPUARMState *env, int feature) |
228 |
{ |
229 |
return (env->features & (1u << feature)) != 0; |
230 |
} |
231 |
|
232 |
void arm_cpu_list(void); |
233 |
void cpu_arm_set_model(CPUARMState *env, const char *name); |
234 |
|
235 |
void cpu_arm_set_cp_io(CPUARMState *env, int cpnum, |
236 |
ARMReadCPFunc *cp_read, ARMWriteCPFunc *cp_write, |
237 |
void *opaque);
|
238 |
|
239 |
#define ARM_CPUID_ARM1026 0x4106a262 |
240 |
#define ARM_CPUID_ARM926 0x41069265 |
241 |
#define ARM_CPUID_PXA250 0x69052100 |
242 |
#define ARM_CPUID_PXA255 0x69052d00 |
243 |
#define ARM_CPUID_PXA260 0x69052903 |
244 |
#define ARM_CPUID_PXA261 0x69052d05 |
245 |
#define ARM_CPUID_PXA262 0x69052d06 |
246 |
#define ARM_CPUID_PXA270 0x69054110 |
247 |
#define ARM_CPUID_PXA270_A0 0x69054110 |
248 |
#define ARM_CPUID_PXA270_A1 0x69054111 |
249 |
#define ARM_CPUID_PXA270_B0 0x69054112 |
250 |
#define ARM_CPUID_PXA270_B1 0x69054113 |
251 |
#define ARM_CPUID_PXA270_C0 0x69054114 |
252 |
#define ARM_CPUID_PXA270_C5 0x69054117 |
253 |
|
254 |
#if defined(CONFIG_USER_ONLY)
|
255 |
#define TARGET_PAGE_BITS 12 |
256 |
#else
|
257 |
/* The ARM MMU allows 1k pages. */
|
258 |
/* ??? Linux doesn't actually use these, and they're deprecated in recent
|
259 |
architecture revisions. Maybe an a configure option to disable them. */
|
260 |
#define TARGET_PAGE_BITS 10 |
261 |
#endif
|
262 |
#include "cpu-all.h" |
263 |
|
264 |
#endif
|