Revision c227f099 cpu-defs.h
b/cpu-defs.h | ||
---|---|---|
95 | 95 |
use the corresponding iotlb value. */ |
96 | 96 |
#if TARGET_PHYS_ADDR_BITS == 64 |
97 | 97 |
/* on i386 Linux make sure it is aligned */ |
98 |
a_target_phys_addr addend __attribute__((aligned(8)));
|
|
98 |
target_phys_addr_t addend __attribute__((aligned(8)));
|
|
99 | 99 |
#else |
100 |
a_target_phys_addr addend;
|
|
100 |
target_phys_addr_t addend;
|
|
101 | 101 |
#endif |
102 | 102 |
/* padding to get a power of two size */ |
103 | 103 |
uint8_t dummy[(1 << CPU_TLB_ENTRY_BITS) - |
104 | 104 |
(sizeof(target_ulong) * 3 + |
105 |
((-sizeof(target_ulong) * 3) & (sizeof(a_target_phys_addr) - 1)) +
|
|
106 |
sizeof(a_target_phys_addr))];
|
|
105 |
((-sizeof(target_ulong) * 3) & (sizeof(target_phys_addr_t) - 1)) +
|
|
106 |
sizeof(target_phys_addr_t))];
|
|
107 | 107 |
} CPUTLBEntry; |
108 | 108 |
|
109 | 109 |
#ifdef HOST_WORDS_BIGENDIAN |
... | ... | |
152 | 152 |
volatile sig_atomic_t exit_request; \ |
153 | 153 |
/* The meaning of the MMU modes is defined in the target code. */ \ |
154 | 154 |
CPUTLBEntry tlb_table[NB_MMU_MODES][CPU_TLB_SIZE]; \ |
155 |
a_target_phys_addr iotlb[NB_MMU_MODES][CPU_TLB_SIZE]; \
|
|
155 |
target_phys_addr_t iotlb[NB_MMU_MODES][CPU_TLB_SIZE]; \
|
|
156 | 156 |
struct TranslationBlock *tb_jmp_cache[TB_JMP_CACHE_SIZE]; \ |
157 | 157 |
/* buffer for temporaries in the code generator */ \ |
158 | 158 |
long temp_buf[CPU_TEMP_BUF_NLONGS]; \ |
Also available in: Unified diff