Revision c227f099 hw/apb_pci.c
| b/hw/apb_pci.c | ||
|---|---|---|
| 39 | 39 |
#define APB_DPRINTF(fmt, ...) |
| 40 | 40 |
#endif |
| 41 | 41 |
|
| 42 |
typedef a_target_phys_addr a_pci_addr;
|
|
| 42 |
typedef target_phys_addr_t pci_addr_t;
|
|
| 43 | 43 |
#include "pci_host.h" |
| 44 | 44 |
|
| 45 | 45 |
typedef struct APBState {
|
| ... | ... | |
| 47 | 47 |
PCIHostState host_state; |
| 48 | 48 |
} APBState; |
| 49 | 49 |
|
| 50 |
static void pci_apb_config_writel (void *opaque, a_target_phys_addr addr,
|
|
| 50 |
static void pci_apb_config_writel (void *opaque, target_phys_addr_t addr,
|
|
| 51 | 51 |
uint32_t val) |
| 52 | 52 |
{
|
| 53 | 53 |
APBState *s = opaque; |
| ... | ... | |
| 61 | 61 |
} |
| 62 | 62 |
|
| 63 | 63 |
static uint32_t pci_apb_config_readl (void *opaque, |
| 64 |
a_target_phys_addr addr)
|
|
| 64 |
target_phys_addr_t addr)
|
|
| 65 | 65 |
{
|
| 66 | 66 |
APBState *s = opaque; |
| 67 | 67 |
uint32_t val; |
| ... | ... | |
| 87 | 87 |
&pci_apb_config_readl, |
| 88 | 88 |
}; |
| 89 | 89 |
|
| 90 |
static void apb_config_writel (void *opaque, a_target_phys_addr addr,
|
|
| 90 |
static void apb_config_writel (void *opaque, target_phys_addr_t addr,
|
|
| 91 | 91 |
uint32_t val) |
| 92 | 92 |
{
|
| 93 | 93 |
//PCIBus *s = opaque; |
| ... | ... | |
| 105 | 105 |
} |
| 106 | 106 |
|
| 107 | 107 |
static uint32_t apb_config_readl (void *opaque, |
| 108 |
a_target_phys_addr addr)
|
|
| 108 |
target_phys_addr_t addr)
|
|
| 109 | 109 |
{
|
| 110 | 110 |
//PCIBus *s = opaque; |
| 111 | 111 |
uint32_t val; |
| ... | ... | |
| 148 | 148 |
&pci_host_data_readl, |
| 149 | 149 |
}; |
| 150 | 150 |
|
| 151 |
static void pci_apb_iowriteb (void *opaque, a_target_phys_addr addr,
|
|
| 151 |
static void pci_apb_iowriteb (void *opaque, target_phys_addr_t addr,
|
|
| 152 | 152 |
uint32_t val) |
| 153 | 153 |
{
|
| 154 | 154 |
cpu_outb(addr & IOPORTS_MASK, val); |
| 155 | 155 |
} |
| 156 | 156 |
|
| 157 |
static void pci_apb_iowritew (void *opaque, a_target_phys_addr addr,
|
|
| 157 |
static void pci_apb_iowritew (void *opaque, target_phys_addr_t addr,
|
|
| 158 | 158 |
uint32_t val) |
| 159 | 159 |
{
|
| 160 | 160 |
cpu_outw(addr & IOPORTS_MASK, val); |
| 161 | 161 |
} |
| 162 | 162 |
|
| 163 |
static void pci_apb_iowritel (void *opaque, a_target_phys_addr addr,
|
|
| 163 |
static void pci_apb_iowritel (void *opaque, target_phys_addr_t addr,
|
|
| 164 | 164 |
uint32_t val) |
| 165 | 165 |
{
|
| 166 | 166 |
cpu_outl(addr & IOPORTS_MASK, val); |
| 167 | 167 |
} |
| 168 | 168 |
|
| 169 |
static uint32_t pci_apb_ioreadb (void *opaque, a_target_phys_addr addr)
|
|
| 169 |
static uint32_t pci_apb_ioreadb (void *opaque, target_phys_addr_t addr)
|
|
| 170 | 170 |
{
|
| 171 | 171 |
uint32_t val; |
| 172 | 172 |
|
| ... | ... | |
| 174 | 174 |
return val; |
| 175 | 175 |
} |
| 176 | 176 |
|
| 177 |
static uint32_t pci_apb_ioreadw (void *opaque, a_target_phys_addr addr)
|
|
| 177 |
static uint32_t pci_apb_ioreadw (void *opaque, target_phys_addr_t addr)
|
|
| 178 | 178 |
{
|
| 179 | 179 |
uint32_t val; |
| 180 | 180 |
|
| ... | ... | |
| 182 | 182 |
return val; |
| 183 | 183 |
} |
| 184 | 184 |
|
| 185 |
static uint32_t pci_apb_ioreadl (void *opaque, a_target_phys_addr addr)
|
|
| 185 |
static uint32_t pci_apb_ioreadl (void *opaque, target_phys_addr_t addr)
|
|
| 186 | 186 |
{
|
| 187 | 187 |
uint32_t val; |
| 188 | 188 |
|
| ... | ... | |
| 226 | 226 |
qemu_set_irq(pic[irq_num], level); |
| 227 | 227 |
} |
| 228 | 228 |
|
| 229 |
PCIBus *pci_apb_init(a_target_phys_addr special_base,
|
|
| 230 |
a_target_phys_addr mem_base,
|
|
| 229 |
PCIBus *pci_apb_init(target_phys_addr_t special_base,
|
|
| 230 |
target_phys_addr_t mem_base,
|
|
| 231 | 231 |
qemu_irq *pic, PCIBus **bus2, PCIBus **bus3) |
| 232 | 232 |
{
|
| 233 | 233 |
DeviceState *dev; |
Also available in: Unified diff