Revision c227f099 hw/apic.c
| b/hw/apic.c | ||
|---|---|---|
| 661 | 661 |
apic_timer_update(s, s->next_time); |
| 662 | 662 |
} |
| 663 | 663 |
|
| 664 |
static uint32_t apic_mem_readb(void *opaque, a_target_phys_addr addr)
|
|
| 664 |
static uint32_t apic_mem_readb(void *opaque, target_phys_addr_t addr)
|
|
| 665 | 665 |
{
|
| 666 | 666 |
return 0; |
| 667 | 667 |
} |
| 668 | 668 |
|
| 669 |
static uint32_t apic_mem_readw(void *opaque, a_target_phys_addr addr)
|
|
| 669 |
static uint32_t apic_mem_readw(void *opaque, target_phys_addr_t addr)
|
|
| 670 | 670 |
{
|
| 671 | 671 |
return 0; |
| 672 | 672 |
} |
| 673 | 673 |
|
| 674 |
static void apic_mem_writeb(void *opaque, a_target_phys_addr addr, uint32_t val)
|
|
| 674 |
static void apic_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)
|
|
| 675 | 675 |
{
|
| 676 | 676 |
} |
| 677 | 677 |
|
| 678 |
static void apic_mem_writew(void *opaque, a_target_phys_addr addr, uint32_t val)
|
|
| 678 |
static void apic_mem_writew(void *opaque, target_phys_addr_t addr, uint32_t val)
|
|
| 679 | 679 |
{
|
| 680 | 680 |
} |
| 681 | 681 |
|
| 682 |
static uint32_t apic_mem_readl(void *opaque, a_target_phys_addr addr)
|
|
| 682 |
static uint32_t apic_mem_readl(void *opaque, target_phys_addr_t addr)
|
|
| 683 | 683 |
{
|
| 684 | 684 |
CPUState *env; |
| 685 | 685 |
APICState *s; |
| ... | ... | |
| 760 | 760 |
return val; |
| 761 | 761 |
} |
| 762 | 762 |
|
| 763 |
static void apic_send_msi(a_target_phys_addr addr, uint32 data)
|
|
| 763 |
static void apic_send_msi(target_phys_addr_t addr, uint32 data)
|
|
| 764 | 764 |
{
|
| 765 | 765 |
uint8_t dest = (addr & MSI_ADDR_DEST_ID_MASK) >> MSI_ADDR_DEST_ID_SHIFT; |
| 766 | 766 |
uint8_t vector = (data & MSI_DATA_VECTOR_MASK) >> MSI_DATA_VECTOR_SHIFT; |
| ... | ... | |
| 771 | 771 |
apic_deliver_irq(dest, dest_mode, delivery, vector, 0, trigger_mode); |
| 772 | 772 |
} |
| 773 | 773 |
|
| 774 |
static void apic_mem_writel(void *opaque, a_target_phys_addr addr, uint32_t val)
|
|
| 774 |
static void apic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
|
|
| 775 | 775 |
{
|
| 776 | 776 |
CPUState *env; |
| 777 | 777 |
APICState *s; |
Also available in: Unified diff