Revision c227f099 hw/sh7750.c
| b/hw/sh7750.c | ||
|---|---|---|
| 189 | 189 |
Memory |
| 190 | 190 |
**********************************************************************/ |
| 191 | 191 |
|
| 192 |
static void error_access(const char *kind, a_target_phys_addr addr)
|
|
| 192 |
static void error_access(const char *kind, target_phys_addr_t addr)
|
|
| 193 | 193 |
{
|
| 194 | 194 |
fprintf(stderr, "%s to %s (0x" TARGET_FMT_plx ") not supported\n", |
| 195 | 195 |
kind, regname(addr), addr); |
| 196 | 196 |
} |
| 197 | 197 |
|
| 198 |
static void ignore_access(const char *kind, a_target_phys_addr addr)
|
|
| 198 |
static void ignore_access(const char *kind, target_phys_addr_t addr)
|
|
| 199 | 199 |
{
|
| 200 | 200 |
fprintf(stderr, "%s to %s (0x" TARGET_FMT_plx ") ignored\n", |
| 201 | 201 |
kind, regname(addr), addr); |
| 202 | 202 |
} |
| 203 | 203 |
|
| 204 |
static uint32_t sh7750_mem_readb(void *opaque, a_target_phys_addr addr)
|
|
| 204 |
static uint32_t sh7750_mem_readb(void *opaque, target_phys_addr_t addr)
|
|
| 205 | 205 |
{
|
| 206 | 206 |
switch (addr) {
|
| 207 | 207 |
default: |
| ... | ... | |
| 210 | 210 |
} |
| 211 | 211 |
} |
| 212 | 212 |
|
| 213 |
static uint32_t sh7750_mem_readw(void *opaque, a_target_phys_addr addr)
|
|
| 213 |
static uint32_t sh7750_mem_readw(void *opaque, target_phys_addr_t addr)
|
|
| 214 | 214 |
{
|
| 215 | 215 |
SH7750State *s = opaque; |
| 216 | 216 |
|
| ... | ... | |
| 244 | 244 |
} |
| 245 | 245 |
} |
| 246 | 246 |
|
| 247 |
static uint32_t sh7750_mem_readl(void *opaque, a_target_phys_addr addr)
|
|
| 247 |
static uint32_t sh7750_mem_readl(void *opaque, target_phys_addr_t addr)
|
|
| 248 | 248 |
{
|
| 249 | 249 |
SH7750State *s = opaque; |
| 250 | 250 |
|
| ... | ... | |
| 293 | 293 |
|
| 294 | 294 |
#define is_in_sdrmx(a, x) (a >= SH7750_SDMR ## x ## _A7 \ |
| 295 | 295 |
&& a <= (SH7750_SDMR ## x ## _A7 + SH7750_SDMR ## x ## _REGNB)) |
| 296 |
static void sh7750_mem_writeb(void *opaque, a_target_phys_addr addr,
|
|
| 296 |
static void sh7750_mem_writeb(void *opaque, target_phys_addr_t addr,
|
|
| 297 | 297 |
uint32_t mem_value) |
| 298 | 298 |
{
|
| 299 | 299 |
|
| ... | ... | |
| 306 | 306 |
assert(0); |
| 307 | 307 |
} |
| 308 | 308 |
|
| 309 |
static void sh7750_mem_writew(void *opaque, a_target_phys_addr addr,
|
|
| 309 |
static void sh7750_mem_writew(void *opaque, target_phys_addr_t addr,
|
|
| 310 | 310 |
uint32_t mem_value) |
| 311 | 311 |
{
|
| 312 | 312 |
SH7750State *s = opaque; |
| ... | ... | |
| 358 | 358 |
} |
| 359 | 359 |
} |
| 360 | 360 |
|
| 361 |
static void sh7750_mem_writel(void *opaque, a_target_phys_addr addr,
|
|
| 361 |
static void sh7750_mem_writel(void *opaque, target_phys_addr_t addr,
|
|
| 362 | 362 |
uint32_t mem_value) |
| 363 | 363 |
{
|
| 364 | 364 |
SH7750State *s = opaque; |
| ... | ... | |
| 613 | 613 |
#define MM_UTLB_DATA (7) |
| 614 | 614 |
#define MM_REGION_TYPE(addr) ((addr & MM_REGION_MASK) >> 24) |
| 615 | 615 |
|
| 616 |
static uint32_t invalid_read(void *opaque, a_target_phys_addr addr)
|
|
| 616 |
static uint32_t invalid_read(void *opaque, target_phys_addr_t addr)
|
|
| 617 | 617 |
{
|
| 618 | 618 |
assert(0); |
| 619 | 619 |
|
| 620 | 620 |
return 0; |
| 621 | 621 |
} |
| 622 | 622 |
|
| 623 |
static uint32_t sh7750_mmct_readl(void *opaque, a_target_phys_addr addr)
|
|
| 623 |
static uint32_t sh7750_mmct_readl(void *opaque, target_phys_addr_t addr)
|
|
| 624 | 624 |
{
|
| 625 | 625 |
uint32_t ret = 0; |
| 626 | 626 |
|
| ... | ... | |
| 650 | 650 |
return ret; |
| 651 | 651 |
} |
| 652 | 652 |
|
| 653 |
static void invalid_write(void *opaque, a_target_phys_addr addr,
|
|
| 653 |
static void invalid_write(void *opaque, target_phys_addr_t addr,
|
|
| 654 | 654 |
uint32_t mem_value) |
| 655 | 655 |
{
|
| 656 | 656 |
assert(0); |
| 657 | 657 |
} |
| 658 | 658 |
|
| 659 |
static void sh7750_mmct_writel(void *opaque, a_target_phys_addr addr,
|
|
| 659 |
static void sh7750_mmct_writel(void *opaque, target_phys_addr_t addr,
|
|
| 660 | 660 |
uint32_t mem_value) |
| 661 | 661 |
{
|
| 662 | 662 |
SH7750State *s = opaque; |
Also available in: Unified diff