Revision c227f099 hw/vga-isa-mm.c
b/hw/vga-isa-mm.c | ||
---|---|---|
34 | 34 |
} ISAVGAMMState; |
35 | 35 |
|
36 | 36 |
/* Memory mapped interface */ |
37 |
static uint32_t vga_mm_readb (void *opaque, a_target_phys_addr addr)
|
|
37 |
static uint32_t vga_mm_readb (void *opaque, target_phys_addr_t addr)
|
|
38 | 38 |
{ |
39 | 39 |
ISAVGAMMState *s = opaque; |
40 | 40 |
|
... | ... | |
42 | 42 |
} |
43 | 43 |
|
44 | 44 |
static void vga_mm_writeb (void *opaque, |
45 |
a_target_phys_addr addr, uint32_t value)
|
|
45 |
target_phys_addr_t addr, uint32_t value)
|
|
46 | 46 |
{ |
47 | 47 |
ISAVGAMMState *s = opaque; |
48 | 48 |
|
49 | 49 |
vga_ioport_write(&s->vga, addr >> s->it_shift, value & 0xff); |
50 | 50 |
} |
51 | 51 |
|
52 |
static uint32_t vga_mm_readw (void *opaque, a_target_phys_addr addr)
|
|
52 |
static uint32_t vga_mm_readw (void *opaque, target_phys_addr_t addr)
|
|
53 | 53 |
{ |
54 | 54 |
ISAVGAMMState *s = opaque; |
55 | 55 |
|
... | ... | |
57 | 57 |
} |
58 | 58 |
|
59 | 59 |
static void vga_mm_writew (void *opaque, |
60 |
a_target_phys_addr addr, uint32_t value)
|
|
60 |
target_phys_addr_t addr, uint32_t value)
|
|
61 | 61 |
{ |
62 | 62 |
ISAVGAMMState *s = opaque; |
63 | 63 |
|
64 | 64 |
vga_ioport_write(&s->vga, addr >> s->it_shift, value & 0xffff); |
65 | 65 |
} |
66 | 66 |
|
67 |
static uint32_t vga_mm_readl (void *opaque, a_target_phys_addr addr)
|
|
67 |
static uint32_t vga_mm_readl (void *opaque, target_phys_addr_t addr)
|
|
68 | 68 |
{ |
69 | 69 |
ISAVGAMMState *s = opaque; |
70 | 70 |
|
... | ... | |
72 | 72 |
} |
73 | 73 |
|
74 | 74 |
static void vga_mm_writel (void *opaque, |
75 |
a_target_phys_addr addr, uint32_t value)
|
|
75 |
target_phys_addr_t addr, uint32_t value)
|
|
76 | 76 |
{ |
77 | 77 |
ISAVGAMMState *s = opaque; |
78 | 78 |
|
... | ... | |
91 | 91 |
&vga_mm_writel, |
92 | 92 |
}; |
93 | 93 |
|
94 |
static void vga_mm_init(ISAVGAMMState *s, a_target_phys_addr vram_base,
|
|
95 |
a_target_phys_addr ctrl_base, int it_shift)
|
|
94 |
static void vga_mm_init(ISAVGAMMState *s, target_phys_addr_t vram_base,
|
|
95 |
target_phys_addr_t ctrl_base, int it_shift)
|
|
96 | 96 |
{ |
97 | 97 |
int s_ioport_ctrl, vga_io_memory; |
98 | 98 |
|
... | ... | |
108 | 108 |
qemu_register_coalesced_mmio(vram_base + 0x000a0000, 0x20000); |
109 | 109 |
} |
110 | 110 |
|
111 |
int isa_vga_mm_init(a_target_phys_addr vram_base,
|
|
112 |
a_target_phys_addr ctrl_base, int it_shift)
|
|
111 |
int isa_vga_mm_init(target_phys_addr_t vram_base,
|
|
112 |
target_phys_addr_t ctrl_base, int it_shift)
|
|
113 | 113 |
{ |
114 | 114 |
ISAVGAMMState *s; |
115 | 115 |
|
Also available in: Unified diff