Revision c55e9aef target-ppc/cpu.h
| b/target-ppc/cpu.h | ||
|---|---|---|
| 581 | 581 |
|
| 582 | 582 |
typedef struct ppcemb_tlb_t ppcemb_tlb_t; |
| 583 | 583 |
struct ppcemb_tlb_t {
|
| 584 |
target_ulong RPN;
|
|
| 584 |
target_phys_addr_t RPN;
|
|
| 585 | 585 |
target_ulong EPN; |
| 586 | 586 |
target_ulong PID; |
| 587 |
int size;
|
|
| 588 |
int prot;
|
|
| 589 |
int attr; /* Storage attributes */
|
|
| 587 |
target_ulong size;
|
|
| 588 |
uint32_t prot;
|
|
| 589 |
uint32_t attr; /* Storage attributes */
|
|
| 590 | 590 |
}; |
| 591 | 591 |
|
| 592 | 592 |
union ppc_tlb_t {
|
| ... | ... | |
| 765 | 765 |
int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */ |
| 766 | 766 |
int nb_pids; /* Number of available PID registers */ |
| 767 | 767 |
ppc_tlb_t *tlb; /* TLB is optional. Allocate them only if needed */ |
| 768 |
/* Callbacks for specific checks on some implementations */ |
|
| 769 |
int (*tlb_check_more)(CPUPPCState *env, ppc_tlb_t *tlb, int *prot, |
|
| 770 |
target_ulong vaddr, int rw, int acc_type, |
|
| 771 |
int is_user); |
|
| 772 | 768 |
/* 403 dedicated access protection registers */ |
| 773 | 769 |
target_ulong pb[4]; |
| 774 | 770 |
|
Also available in: Unified diff