root / target-sparc / helper.c @ c7ba218d
History | View | Annotate | Download (53 kB)
1 |
/*
|
---|---|
2 |
* sparc helpers
|
3 |
*
|
4 |
* Copyright (c) 2003-2005 Fabrice Bellard
|
5 |
*
|
6 |
* This library is free software; you can redistribute it and/or
|
7 |
* modify it under the terms of the GNU Lesser General Public
|
8 |
* License as published by the Free Software Foundation; either
|
9 |
* version 2 of the License, or (at your option) any later version.
|
10 |
*
|
11 |
* This library is distributed in the hope that it will be useful,
|
12 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
* Lesser General Public License for more details.
|
15 |
*
|
16 |
* You should have received a copy of the GNU Lesser General Public
|
17 |
* License along with this library; if not, write to the Free Software
|
18 |
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 |
*/
|
20 |
#include <stdarg.h> |
21 |
#include <stdlib.h> |
22 |
#include <stdio.h> |
23 |
#include <string.h> |
24 |
#include <inttypes.h> |
25 |
#include <signal.h> |
26 |
#include <assert.h> |
27 |
|
28 |
#include "cpu.h" |
29 |
#include "exec-all.h" |
30 |
#include "qemu-common.h" |
31 |
#include "helper.h" |
32 |
|
33 |
//#define DEBUG_MMU
|
34 |
//#define DEBUG_FEATURES
|
35 |
//#define DEBUG_PCALL
|
36 |
|
37 |
typedef struct sparc_def_t sparc_def_t; |
38 |
|
39 |
struct sparc_def_t {
|
40 |
const char *name; |
41 |
target_ulong iu_version; |
42 |
uint32_t fpu_version; |
43 |
uint32_t mmu_version; |
44 |
uint32_t mmu_bm; |
45 |
uint32_t mmu_ctpr_mask; |
46 |
uint32_t mmu_cxr_mask; |
47 |
uint32_t mmu_sfsr_mask; |
48 |
uint32_t mmu_trcr_mask; |
49 |
uint32_t features; |
50 |
uint32_t nwindows; |
51 |
}; |
52 |
|
53 |
static int cpu_sparc_find_by_name(sparc_def_t *cpu_def, const char *cpu_model); |
54 |
|
55 |
/* Sparc MMU emulation */
|
56 |
|
57 |
/* thread support */
|
58 |
|
59 |
spinlock_t global_cpu_lock = SPIN_LOCK_UNLOCKED; |
60 |
|
61 |
void cpu_lock(void) |
62 |
{ |
63 |
spin_lock(&global_cpu_lock); |
64 |
} |
65 |
|
66 |
void cpu_unlock(void) |
67 |
{ |
68 |
spin_unlock(&global_cpu_lock); |
69 |
} |
70 |
|
71 |
#if defined(CONFIG_USER_ONLY)
|
72 |
|
73 |
int cpu_sparc_handle_mmu_fault(CPUState *env1, target_ulong address, int rw, |
74 |
int mmu_idx, int is_softmmu) |
75 |
{ |
76 |
if (rw & 2) |
77 |
env1->exception_index = TT_TFAULT; |
78 |
else
|
79 |
env1->exception_index = TT_DFAULT; |
80 |
return 1; |
81 |
} |
82 |
|
83 |
#else
|
84 |
|
85 |
#ifndef TARGET_SPARC64
|
86 |
/*
|
87 |
* Sparc V8 Reference MMU (SRMMU)
|
88 |
*/
|
89 |
static const int access_table[8][8] = { |
90 |
{ 0, 0, 0, 0, 8, 0, 12, 12 }, |
91 |
{ 0, 0, 0, 0, 8, 0, 0, 0 }, |
92 |
{ 8, 8, 0, 0, 0, 8, 12, 12 }, |
93 |
{ 8, 8, 0, 0, 0, 8, 0, 0 }, |
94 |
{ 8, 0, 8, 0, 8, 8, 12, 12 }, |
95 |
{ 8, 0, 8, 0, 8, 0, 8, 0 }, |
96 |
{ 8, 8, 8, 0, 8, 8, 12, 12 }, |
97 |
{ 8, 8, 8, 0, 8, 8, 8, 0 } |
98 |
}; |
99 |
|
100 |
static const int perm_table[2][8] = { |
101 |
{ |
102 |
PAGE_READ, |
103 |
PAGE_READ | PAGE_WRITE, |
104 |
PAGE_READ | PAGE_EXEC, |
105 |
PAGE_READ | PAGE_WRITE | PAGE_EXEC, |
106 |
PAGE_EXEC, |
107 |
PAGE_READ | PAGE_WRITE, |
108 |
PAGE_READ | PAGE_EXEC, |
109 |
PAGE_READ | PAGE_WRITE | PAGE_EXEC |
110 |
}, |
111 |
{ |
112 |
PAGE_READ, |
113 |
PAGE_READ | PAGE_WRITE, |
114 |
PAGE_READ | PAGE_EXEC, |
115 |
PAGE_READ | PAGE_WRITE | PAGE_EXEC, |
116 |
PAGE_EXEC, |
117 |
PAGE_READ, |
118 |
0,
|
119 |
0,
|
120 |
} |
121 |
}; |
122 |
|
123 |
static int get_physical_address(CPUState *env, target_phys_addr_t *physical, |
124 |
int *prot, int *access_index, |
125 |
target_ulong address, int rw, int mmu_idx) |
126 |
{ |
127 |
int access_perms = 0; |
128 |
target_phys_addr_t pde_ptr; |
129 |
uint32_t pde; |
130 |
target_ulong virt_addr; |
131 |
int error_code = 0, is_dirty, is_user; |
132 |
unsigned long page_offset; |
133 |
|
134 |
is_user = mmu_idx == MMU_USER_IDX; |
135 |
virt_addr = address & TARGET_PAGE_MASK; |
136 |
|
137 |
if ((env->mmuregs[0] & MMU_E) == 0) { /* MMU disabled */ |
138 |
// Boot mode: instruction fetches are taken from PROM
|
139 |
if (rw == 2 && (env->mmuregs[0] & env->mmu_bm)) { |
140 |
*physical = env->prom_addr | (address & 0x7ffffULL);
|
141 |
*prot = PAGE_READ | PAGE_EXEC; |
142 |
return 0; |
143 |
} |
144 |
*physical = address; |
145 |
*prot = PAGE_READ | PAGE_WRITE | PAGE_EXEC; |
146 |
return 0; |
147 |
} |
148 |
|
149 |
*access_index = ((rw & 1) << 2) | (rw & 2) | (is_user? 0 : 1); |
150 |
*physical = 0xffffffffffff0000ULL;
|
151 |
|
152 |
/* SPARC reference MMU table walk: Context table->L1->L2->PTE */
|
153 |
/* Context base + context number */
|
154 |
pde_ptr = (env->mmuregs[1] << 4) + (env->mmuregs[2] << 2); |
155 |
pde = ldl_phys(pde_ptr); |
156 |
|
157 |
/* Ctx pde */
|
158 |
switch (pde & PTE_ENTRYTYPE_MASK) {
|
159 |
default:
|
160 |
case 0: /* Invalid */ |
161 |
return 1 << 2; |
162 |
case 2: /* L0 PTE, maybe should not happen? */ |
163 |
case 3: /* Reserved */ |
164 |
return 4 << 2; |
165 |
case 1: /* L0 PDE */ |
166 |
pde_ptr = ((address >> 22) & ~3) + ((pde & ~3) << 4); |
167 |
pde = ldl_phys(pde_ptr); |
168 |
|
169 |
switch (pde & PTE_ENTRYTYPE_MASK) {
|
170 |
default:
|
171 |
case 0: /* Invalid */ |
172 |
return (1 << 8) | (1 << 2); |
173 |
case 3: /* Reserved */ |
174 |
return (1 << 8) | (4 << 2); |
175 |
case 1: /* L1 PDE */ |
176 |
pde_ptr = ((address & 0xfc0000) >> 16) + ((pde & ~3) << 4); |
177 |
pde = ldl_phys(pde_ptr); |
178 |
|
179 |
switch (pde & PTE_ENTRYTYPE_MASK) {
|
180 |
default:
|
181 |
case 0: /* Invalid */ |
182 |
return (2 << 8) | (1 << 2); |
183 |
case 3: /* Reserved */ |
184 |
return (2 << 8) | (4 << 2); |
185 |
case 1: /* L2 PDE */ |
186 |
pde_ptr = ((address & 0x3f000) >> 10) + ((pde & ~3) << 4); |
187 |
pde = ldl_phys(pde_ptr); |
188 |
|
189 |
switch (pde & PTE_ENTRYTYPE_MASK) {
|
190 |
default:
|
191 |
case 0: /* Invalid */ |
192 |
return (3 << 8) | (1 << 2); |
193 |
case 1: /* PDE, should not happen */ |
194 |
case 3: /* Reserved */ |
195 |
return (3 << 8) | (4 << 2); |
196 |
case 2: /* L3 PTE */ |
197 |
virt_addr = address & TARGET_PAGE_MASK; |
198 |
page_offset = (address & TARGET_PAGE_MASK) & |
199 |
(TARGET_PAGE_SIZE - 1);
|
200 |
} |
201 |
break;
|
202 |
case 2: /* L2 PTE */ |
203 |
virt_addr = address & ~0x3ffff;
|
204 |
page_offset = address & 0x3ffff;
|
205 |
} |
206 |
break;
|
207 |
case 2: /* L1 PTE */ |
208 |
virt_addr = address & ~0xffffff;
|
209 |
page_offset = address & 0xffffff;
|
210 |
} |
211 |
} |
212 |
|
213 |
/* update page modified and dirty bits */
|
214 |
is_dirty = (rw & 1) && !(pde & PG_MODIFIED_MASK);
|
215 |
if (!(pde & PG_ACCESSED_MASK) || is_dirty) {
|
216 |
pde |= PG_ACCESSED_MASK; |
217 |
if (is_dirty)
|
218 |
pde |= PG_MODIFIED_MASK; |
219 |
stl_phys_notdirty(pde_ptr, pde); |
220 |
} |
221 |
/* check access */
|
222 |
access_perms = (pde & PTE_ACCESS_MASK) >> PTE_ACCESS_SHIFT; |
223 |
error_code = access_table[*access_index][access_perms]; |
224 |
if (error_code && !((env->mmuregs[0] & MMU_NF) && is_user)) |
225 |
return error_code;
|
226 |
|
227 |
/* the page can be put in the TLB */
|
228 |
*prot = perm_table[is_user][access_perms]; |
229 |
if (!(pde & PG_MODIFIED_MASK)) {
|
230 |
/* only set write access if already dirty... otherwise wait
|
231 |
for dirty access */
|
232 |
*prot &= ~PAGE_WRITE; |
233 |
} |
234 |
|
235 |
/* Even if large ptes, we map only one 4KB page in the cache to
|
236 |
avoid filling it too fast */
|
237 |
*physical = ((target_phys_addr_t)(pde & PTE_ADDR_MASK) << 4) + page_offset;
|
238 |
return error_code;
|
239 |
} |
240 |
|
241 |
/* Perform address translation */
|
242 |
int cpu_sparc_handle_mmu_fault (CPUState *env, target_ulong address, int rw, |
243 |
int mmu_idx, int is_softmmu) |
244 |
{ |
245 |
target_phys_addr_t paddr; |
246 |
target_ulong vaddr; |
247 |
int error_code = 0, prot, ret = 0, access_index; |
248 |
|
249 |
error_code = get_physical_address(env, &paddr, &prot, &access_index, |
250 |
address, rw, mmu_idx); |
251 |
if (error_code == 0) { |
252 |
vaddr = address & TARGET_PAGE_MASK; |
253 |
paddr &= TARGET_PAGE_MASK; |
254 |
#ifdef DEBUG_MMU
|
255 |
printf("Translate at " TARGET_FMT_lx " -> " TARGET_FMT_plx ", vaddr " |
256 |
TARGET_FMT_lx "\n", address, paddr, vaddr);
|
257 |
#endif
|
258 |
ret = tlb_set_page_exec(env, vaddr, paddr, prot, mmu_idx, is_softmmu); |
259 |
return ret;
|
260 |
} |
261 |
|
262 |
if (env->mmuregs[3]) /* Fault status register */ |
263 |
env->mmuregs[3] = 1; /* overflow (not read before another fault) */ |
264 |
env->mmuregs[3] |= (access_index << 5) | error_code | 2; |
265 |
env->mmuregs[4] = address; /* Fault address register */ |
266 |
|
267 |
if ((env->mmuregs[0] & MMU_NF) || env->psret == 0) { |
268 |
// No fault mode: if a mapping is available, just override
|
269 |
// permissions. If no mapping is available, redirect accesses to
|
270 |
// neverland. Fake/overridden mappings will be flushed when
|
271 |
// switching to normal mode.
|
272 |
vaddr = address & TARGET_PAGE_MASK; |
273 |
prot = PAGE_READ | PAGE_WRITE | PAGE_EXEC; |
274 |
ret = tlb_set_page_exec(env, vaddr, paddr, prot, mmu_idx, is_softmmu); |
275 |
return ret;
|
276 |
} else {
|
277 |
if (rw & 2) |
278 |
env->exception_index = TT_TFAULT; |
279 |
else
|
280 |
env->exception_index = TT_DFAULT; |
281 |
return 1; |
282 |
} |
283 |
} |
284 |
|
285 |
target_ulong mmu_probe(CPUState *env, target_ulong address, int mmulev)
|
286 |
{ |
287 |
target_phys_addr_t pde_ptr; |
288 |
uint32_t pde; |
289 |
|
290 |
/* Context base + context number */
|
291 |
pde_ptr = (target_phys_addr_t)(env->mmuregs[1] << 4) + |
292 |
(env->mmuregs[2] << 2); |
293 |
pde = ldl_phys(pde_ptr); |
294 |
|
295 |
switch (pde & PTE_ENTRYTYPE_MASK) {
|
296 |
default:
|
297 |
case 0: /* Invalid */ |
298 |
case 2: /* PTE, maybe should not happen? */ |
299 |
case 3: /* Reserved */ |
300 |
return 0; |
301 |
case 1: /* L1 PDE */ |
302 |
if (mmulev == 3) |
303 |
return pde;
|
304 |
pde_ptr = ((address >> 22) & ~3) + ((pde & ~3) << 4); |
305 |
pde = ldl_phys(pde_ptr); |
306 |
|
307 |
switch (pde & PTE_ENTRYTYPE_MASK) {
|
308 |
default:
|
309 |
case 0: /* Invalid */ |
310 |
case 3: /* Reserved */ |
311 |
return 0; |
312 |
case 2: /* L1 PTE */ |
313 |
return pde;
|
314 |
case 1: /* L2 PDE */ |
315 |
if (mmulev == 2) |
316 |
return pde;
|
317 |
pde_ptr = ((address & 0xfc0000) >> 16) + ((pde & ~3) << 4); |
318 |
pde = ldl_phys(pde_ptr); |
319 |
|
320 |
switch (pde & PTE_ENTRYTYPE_MASK) {
|
321 |
default:
|
322 |
case 0: /* Invalid */ |
323 |
case 3: /* Reserved */ |
324 |
return 0; |
325 |
case 2: /* L2 PTE */ |
326 |
return pde;
|
327 |
case 1: /* L3 PDE */ |
328 |
if (mmulev == 1) |
329 |
return pde;
|
330 |
pde_ptr = ((address & 0x3f000) >> 10) + ((pde & ~3) << 4); |
331 |
pde = ldl_phys(pde_ptr); |
332 |
|
333 |
switch (pde & PTE_ENTRYTYPE_MASK) {
|
334 |
default:
|
335 |
case 0: /* Invalid */ |
336 |
case 1: /* PDE, should not happen */ |
337 |
case 3: /* Reserved */ |
338 |
return 0; |
339 |
case 2: /* L3 PTE */ |
340 |
return pde;
|
341 |
} |
342 |
} |
343 |
} |
344 |
} |
345 |
return 0; |
346 |
} |
347 |
|
348 |
#ifdef DEBUG_MMU
|
349 |
void dump_mmu(CPUState *env)
|
350 |
{ |
351 |
target_ulong va, va1, va2; |
352 |
unsigned int n, m, o; |
353 |
target_phys_addr_t pde_ptr, pa; |
354 |
uint32_t pde; |
355 |
|
356 |
printf("MMU dump:\n");
|
357 |
pde_ptr = (env->mmuregs[1] << 4) + (env->mmuregs[2] << 2); |
358 |
pde = ldl_phys(pde_ptr); |
359 |
printf("Root ptr: " TARGET_FMT_plx ", ctx: %d\n", |
360 |
(target_phys_addr_t)env->mmuregs[1] << 4, env->mmuregs[2]); |
361 |
for (n = 0, va = 0; n < 256; n++, va += 16 * 1024 * 1024) { |
362 |
pde = mmu_probe(env, va, 2);
|
363 |
if (pde) {
|
364 |
pa = cpu_get_phys_page_debug(env, va); |
365 |
printf("VA: " TARGET_FMT_lx ", PA: " TARGET_FMT_plx |
366 |
" PDE: " TARGET_FMT_lx "\n", va, pa, pde); |
367 |
for (m = 0, va1 = va; m < 64; m++, va1 += 256 * 1024) { |
368 |
pde = mmu_probe(env, va1, 1);
|
369 |
if (pde) {
|
370 |
pa = cpu_get_phys_page_debug(env, va1); |
371 |
printf(" VA: " TARGET_FMT_lx ", PA: " TARGET_FMT_plx |
372 |
" PDE: " TARGET_FMT_lx "\n", va1, pa, pde); |
373 |
for (o = 0, va2 = va1; o < 64; o++, va2 += 4 * 1024) { |
374 |
pde = mmu_probe(env, va2, 0);
|
375 |
if (pde) {
|
376 |
pa = cpu_get_phys_page_debug(env, va2); |
377 |
printf(" VA: " TARGET_FMT_lx ", PA: " |
378 |
TARGET_FMT_plx " PTE: " TARGET_FMT_lx "\n", |
379 |
va2, pa, pde); |
380 |
} |
381 |
} |
382 |
} |
383 |
} |
384 |
} |
385 |
} |
386 |
printf("MMU dump ends\n");
|
387 |
} |
388 |
#endif /* DEBUG_MMU */ |
389 |
|
390 |
#else /* !TARGET_SPARC64 */ |
391 |
/*
|
392 |
* UltraSparc IIi I/DMMUs
|
393 |
*/
|
394 |
static int get_physical_address_data(CPUState *env, |
395 |
target_phys_addr_t *physical, int *prot,
|
396 |
target_ulong address, int rw, int is_user) |
397 |
{ |
398 |
target_ulong mask; |
399 |
unsigned int i; |
400 |
|
401 |
if ((env->lsu & DMMU_E) == 0) { /* DMMU disabled */ |
402 |
*physical = address; |
403 |
*prot = PAGE_READ | PAGE_WRITE; |
404 |
return 0; |
405 |
} |
406 |
|
407 |
for (i = 0; i < 64; i++) { |
408 |
switch ((env->dtlb_tte[i] >> 61) & 3) { |
409 |
default:
|
410 |
case 0x0: // 8k |
411 |
mask = 0xffffffffffffe000ULL;
|
412 |
break;
|
413 |
case 0x1: // 64k |
414 |
mask = 0xffffffffffff0000ULL;
|
415 |
break;
|
416 |
case 0x2: // 512k |
417 |
mask = 0xfffffffffff80000ULL;
|
418 |
break;
|
419 |
case 0x3: // 4M |
420 |
mask = 0xffffffffffc00000ULL;
|
421 |
break;
|
422 |
} |
423 |
// ctx match, vaddr match?
|
424 |
if (env->dmmuregs[1] == (env->dtlb_tag[i] & 0x1fff) && |
425 |
(address & mask) == (env->dtlb_tag[i] & ~0x1fffULL)) {
|
426 |
// valid, access ok?
|
427 |
if ((env->dtlb_tte[i] & 0x8000000000000000ULL) == 0 || |
428 |
((env->dtlb_tte[i] & 0x4) && is_user) ||
|
429 |
(!(env->dtlb_tte[i] & 0x2) && (rw == 1))) { |
430 |
if (env->dmmuregs[3]) /* Fault status register */ |
431 |
env->dmmuregs[3] = 2; /* overflow (not read before |
432 |
another fault) */
|
433 |
env->dmmuregs[3] |= (is_user << 3) | ((rw == 1) << 2) | 1; |
434 |
env->dmmuregs[4] = address; /* Fault address register */ |
435 |
env->exception_index = TT_DFAULT; |
436 |
#ifdef DEBUG_MMU
|
437 |
printf("DFAULT at 0x%" PRIx64 "\n", address); |
438 |
#endif
|
439 |
return 1; |
440 |
} |
441 |
*physical = (env->dtlb_tte[i] & mask & 0x1fffffff000ULL) +
|
442 |
(address & ~mask & 0x1fffffff000ULL);
|
443 |
*prot = PAGE_READ; |
444 |
if (env->dtlb_tte[i] & 0x2) |
445 |
*prot |= PAGE_WRITE; |
446 |
return 0; |
447 |
} |
448 |
} |
449 |
#ifdef DEBUG_MMU
|
450 |
printf("DMISS at 0x%" PRIx64 "\n", address); |
451 |
#endif
|
452 |
env->dmmuregs[6] = (address & ~0x1fffULL) | (env->dmmuregs[1] & 0x1fff); |
453 |
env->exception_index = TT_DMISS; |
454 |
return 1; |
455 |
} |
456 |
|
457 |
static int get_physical_address_code(CPUState *env, |
458 |
target_phys_addr_t *physical, int *prot,
|
459 |
target_ulong address, int is_user)
|
460 |
{ |
461 |
target_ulong mask; |
462 |
unsigned int i; |
463 |
|
464 |
if ((env->lsu & IMMU_E) == 0) { /* IMMU disabled */ |
465 |
*physical = address; |
466 |
*prot = PAGE_EXEC; |
467 |
return 0; |
468 |
} |
469 |
|
470 |
for (i = 0; i < 64; i++) { |
471 |
switch ((env->itlb_tte[i] >> 61) & 3) { |
472 |
default:
|
473 |
case 0x0: // 8k |
474 |
mask = 0xffffffffffffe000ULL;
|
475 |
break;
|
476 |
case 0x1: // 64k |
477 |
mask = 0xffffffffffff0000ULL;
|
478 |
break;
|
479 |
case 0x2: // 512k |
480 |
mask = 0xfffffffffff80000ULL;
|
481 |
break;
|
482 |
case 0x3: // 4M |
483 |
mask = 0xffffffffffc00000ULL;
|
484 |
break;
|
485 |
} |
486 |
// ctx match, vaddr match?
|
487 |
if (env->dmmuregs[1] == (env->itlb_tag[i] & 0x1fff) && |
488 |
(address & mask) == (env->itlb_tag[i] & ~0x1fffULL)) {
|
489 |
// valid, access ok?
|
490 |
if ((env->itlb_tte[i] & 0x8000000000000000ULL) == 0 || |
491 |
((env->itlb_tte[i] & 0x4) && is_user)) {
|
492 |
if (env->immuregs[3]) /* Fault status register */ |
493 |
env->immuregs[3] = 2; /* overflow (not read before |
494 |
another fault) */
|
495 |
env->immuregs[3] |= (is_user << 3) | 1; |
496 |
env->exception_index = TT_TFAULT; |
497 |
#ifdef DEBUG_MMU
|
498 |
printf("TFAULT at 0x%" PRIx64 "\n", address); |
499 |
#endif
|
500 |
return 1; |
501 |
} |
502 |
*physical = (env->itlb_tte[i] & mask & 0x1fffffff000ULL) +
|
503 |
(address & ~mask & 0x1fffffff000ULL);
|
504 |
*prot = PAGE_EXEC; |
505 |
return 0; |
506 |
} |
507 |
} |
508 |
#ifdef DEBUG_MMU
|
509 |
printf("TMISS at 0x%" PRIx64 "\n", address); |
510 |
#endif
|
511 |
env->immuregs[6] = (address & ~0x1fffULL) | (env->dmmuregs[1] & 0x1fff); |
512 |
env->exception_index = TT_TMISS; |
513 |
return 1; |
514 |
} |
515 |
|
516 |
static int get_physical_address(CPUState *env, target_phys_addr_t *physical, |
517 |
int *prot, int *access_index, |
518 |
target_ulong address, int rw, int mmu_idx) |
519 |
{ |
520 |
int is_user = mmu_idx == MMU_USER_IDX;
|
521 |
|
522 |
if (rw == 2) |
523 |
return get_physical_address_code(env, physical, prot, address,
|
524 |
is_user); |
525 |
else
|
526 |
return get_physical_address_data(env, physical, prot, address, rw,
|
527 |
is_user); |
528 |
} |
529 |
|
530 |
/* Perform address translation */
|
531 |
int cpu_sparc_handle_mmu_fault (CPUState *env, target_ulong address, int rw, |
532 |
int mmu_idx, int is_softmmu) |
533 |
{ |
534 |
target_ulong virt_addr, vaddr; |
535 |
target_phys_addr_t paddr; |
536 |
int error_code = 0, prot, ret = 0, access_index; |
537 |
|
538 |
error_code = get_physical_address(env, &paddr, &prot, &access_index, |
539 |
address, rw, mmu_idx); |
540 |
if (error_code == 0) { |
541 |
virt_addr = address & TARGET_PAGE_MASK; |
542 |
vaddr = virt_addr + ((address & TARGET_PAGE_MASK) & |
543 |
(TARGET_PAGE_SIZE - 1));
|
544 |
#ifdef DEBUG_MMU
|
545 |
printf("Translate at 0x%" PRIx64 " -> 0x%" PRIx64 ", vaddr 0x%" PRIx64 |
546 |
"\n", address, paddr, vaddr);
|
547 |
#endif
|
548 |
ret = tlb_set_page_exec(env, vaddr, paddr, prot, mmu_idx, is_softmmu); |
549 |
return ret;
|
550 |
} |
551 |
// XXX
|
552 |
return 1; |
553 |
} |
554 |
|
555 |
#ifdef DEBUG_MMU
|
556 |
void dump_mmu(CPUState *env)
|
557 |
{ |
558 |
unsigned int i; |
559 |
const char *mask; |
560 |
|
561 |
printf("MMU contexts: Primary: %" PRId64 ", Secondary: %" PRId64 "\n", |
562 |
env->dmmuregs[1], env->dmmuregs[2]); |
563 |
if ((env->lsu & DMMU_E) == 0) { |
564 |
printf("DMMU disabled\n");
|
565 |
} else {
|
566 |
printf("DMMU dump:\n");
|
567 |
for (i = 0; i < 64; i++) { |
568 |
switch ((env->dtlb_tte[i] >> 61) & 3) { |
569 |
default:
|
570 |
case 0x0: |
571 |
mask = " 8k";
|
572 |
break;
|
573 |
case 0x1: |
574 |
mask = " 64k";
|
575 |
break;
|
576 |
case 0x2: |
577 |
mask = "512k";
|
578 |
break;
|
579 |
case 0x3: |
580 |
mask = " 4M";
|
581 |
break;
|
582 |
} |
583 |
if ((env->dtlb_tte[i] & 0x8000000000000000ULL) != 0) { |
584 |
printf("VA: " TARGET_FMT_lx ", PA: " TARGET_FMT_lx |
585 |
", %s, %s, %s, %s, ctx %" PRId64 "\n", |
586 |
env->dtlb_tag[i] & ~0x1fffULL,
|
587 |
env->dtlb_tte[i] & 0x1ffffffe000ULL,
|
588 |
mask, |
589 |
env->dtlb_tte[i] & 0x4? "priv": "user", |
590 |
env->dtlb_tte[i] & 0x2? "RW": "RO", |
591 |
env->dtlb_tte[i] & 0x40? "locked": "unlocked", |
592 |
env->dtlb_tag[i] & 0x1fffULL);
|
593 |
} |
594 |
} |
595 |
} |
596 |
if ((env->lsu & IMMU_E) == 0) { |
597 |
printf("IMMU disabled\n");
|
598 |
} else {
|
599 |
printf("IMMU dump:\n");
|
600 |
for (i = 0; i < 64; i++) { |
601 |
switch ((env->itlb_tte[i] >> 61) & 3) { |
602 |
default:
|
603 |
case 0x0: |
604 |
mask = " 8k";
|
605 |
break;
|
606 |
case 0x1: |
607 |
mask = " 64k";
|
608 |
break;
|
609 |
case 0x2: |
610 |
mask = "512k";
|
611 |
break;
|
612 |
case 0x3: |
613 |
mask = " 4M";
|
614 |
break;
|
615 |
} |
616 |
if ((env->itlb_tte[i] & 0x8000000000000000ULL) != 0) { |
617 |
printf("VA: " TARGET_FMT_lx ", PA: " TARGET_FMT_lx |
618 |
", %s, %s, %s, ctx %" PRId64 "\n", |
619 |
env->itlb_tag[i] & ~0x1fffULL,
|
620 |
env->itlb_tte[i] & 0x1ffffffe000ULL,
|
621 |
mask, |
622 |
env->itlb_tte[i] & 0x4? "priv": "user", |
623 |
env->itlb_tte[i] & 0x40? "locked": "unlocked", |
624 |
env->itlb_tag[i] & 0x1fffULL);
|
625 |
} |
626 |
} |
627 |
} |
628 |
} |
629 |
#endif /* DEBUG_MMU */ |
630 |
|
631 |
#endif /* TARGET_SPARC64 */ |
632 |
#endif /* !CONFIG_USER_ONLY */ |
633 |
|
634 |
|
635 |
#if defined(CONFIG_USER_ONLY)
|
636 |
target_phys_addr_t cpu_get_phys_page_debug(CPUState *env, target_ulong addr) |
637 |
{ |
638 |
return addr;
|
639 |
} |
640 |
|
641 |
#else
|
642 |
target_phys_addr_t cpu_get_phys_page_debug(CPUState *env, target_ulong addr) |
643 |
{ |
644 |
target_phys_addr_t phys_addr; |
645 |
int prot, access_index;
|
646 |
|
647 |
if (get_physical_address(env, &phys_addr, &prot, &access_index, addr, 2, |
648 |
MMU_KERNEL_IDX) != 0)
|
649 |
if (get_physical_address(env, &phys_addr, &prot, &access_index, addr,
|
650 |
0, MMU_KERNEL_IDX) != 0) |
651 |
return -1; |
652 |
if (cpu_get_physical_page_desc(phys_addr) == IO_MEM_UNASSIGNED)
|
653 |
return -1; |
654 |
return phys_addr;
|
655 |
} |
656 |
#endif
|
657 |
|
658 |
#ifdef TARGET_SPARC64
|
659 |
#ifdef DEBUG_PCALL
|
660 |
static const char * const excp_names[0x80] = { |
661 |
[TT_TFAULT] = "Instruction Access Fault",
|
662 |
[TT_TMISS] = "Instruction Access MMU Miss",
|
663 |
[TT_CODE_ACCESS] = "Instruction Access Error",
|
664 |
[TT_ILL_INSN] = "Illegal Instruction",
|
665 |
[TT_PRIV_INSN] = "Privileged Instruction",
|
666 |
[TT_NFPU_INSN] = "FPU Disabled",
|
667 |
[TT_FP_EXCP] = "FPU Exception",
|
668 |
[TT_TOVF] = "Tag Overflow",
|
669 |
[TT_CLRWIN] = "Clean Windows",
|
670 |
[TT_DIV_ZERO] = "Division By Zero",
|
671 |
[TT_DFAULT] = "Data Access Fault",
|
672 |
[TT_DMISS] = "Data Access MMU Miss",
|
673 |
[TT_DATA_ACCESS] = "Data Access Error",
|
674 |
[TT_DPROT] = "Data Protection Error",
|
675 |
[TT_UNALIGNED] = "Unaligned Memory Access",
|
676 |
[TT_PRIV_ACT] = "Privileged Action",
|
677 |
[TT_EXTINT | 0x1] = "External Interrupt 1", |
678 |
[TT_EXTINT | 0x2] = "External Interrupt 2", |
679 |
[TT_EXTINT | 0x3] = "External Interrupt 3", |
680 |
[TT_EXTINT | 0x4] = "External Interrupt 4", |
681 |
[TT_EXTINT | 0x5] = "External Interrupt 5", |
682 |
[TT_EXTINT | 0x6] = "External Interrupt 6", |
683 |
[TT_EXTINT | 0x7] = "External Interrupt 7", |
684 |
[TT_EXTINT | 0x8] = "External Interrupt 8", |
685 |
[TT_EXTINT | 0x9] = "External Interrupt 9", |
686 |
[TT_EXTINT | 0xa] = "External Interrupt 10", |
687 |
[TT_EXTINT | 0xb] = "External Interrupt 11", |
688 |
[TT_EXTINT | 0xc] = "External Interrupt 12", |
689 |
[TT_EXTINT | 0xd] = "External Interrupt 13", |
690 |
[TT_EXTINT | 0xe] = "External Interrupt 14", |
691 |
[TT_EXTINT | 0xf] = "External Interrupt 15", |
692 |
}; |
693 |
#endif
|
694 |
|
695 |
void do_interrupt(CPUState *env)
|
696 |
{ |
697 |
int intno = env->exception_index;
|
698 |
|
699 |
#ifdef DEBUG_PCALL
|
700 |
if (loglevel & CPU_LOG_INT) {
|
701 |
static int count; |
702 |
const char *name; |
703 |
|
704 |
if (intno < 0 || intno >= 0x180) |
705 |
name = "Unknown";
|
706 |
else if (intno >= 0x100) |
707 |
name = "Trap Instruction";
|
708 |
else if (intno >= 0xc0) |
709 |
name = "Window Fill";
|
710 |
else if (intno >= 0x80) |
711 |
name = "Window Spill";
|
712 |
else {
|
713 |
name = excp_names[intno]; |
714 |
if (!name)
|
715 |
name = "Unknown";
|
716 |
} |
717 |
|
718 |
fprintf(logfile, "%6d: %s (v=%04x) pc=%016" PRIx64 " npc=%016" PRIx64 |
719 |
" SP=%016" PRIx64 "\n", |
720 |
count, name, intno, |
721 |
env->pc, |
722 |
env->npc, env->regwptr[6]);
|
723 |
cpu_dump_state(env, logfile, fprintf, 0);
|
724 |
#if 0
|
725 |
{
|
726 |
int i;
|
727 |
uint8_t *ptr;
|
728 |
|
729 |
fprintf(logfile, " code=");
|
730 |
ptr = (uint8_t *)env->pc;
|
731 |
for(i = 0; i < 16; i++) {
|
732 |
fprintf(logfile, " %02x", ldub(ptr + i));
|
733 |
}
|
734 |
fprintf(logfile, "\n");
|
735 |
}
|
736 |
#endif
|
737 |
count++; |
738 |
} |
739 |
#endif
|
740 |
#if !defined(CONFIG_USER_ONLY)
|
741 |
if (env->tl == MAXTL) {
|
742 |
cpu_abort(env, "Trap 0x%04x while trap level is MAXTL, Error state",
|
743 |
env->exception_index); |
744 |
return;
|
745 |
} |
746 |
#endif
|
747 |
if (env->tl < MAXTL - 1) { |
748 |
env->tl++; |
749 |
} else {
|
750 |
env->pstate |= PS_RED; |
751 |
if (env->tl != MAXTL)
|
752 |
env->tl++; |
753 |
} |
754 |
env->tsptr = &env->ts[env->tl]; |
755 |
env->tsptr->tstate = ((uint64_t)GET_CCR(env) << 32) |
|
756 |
((env->asi & 0xff) << 24) | ((env->pstate & 0xf3f) << 8) | |
757 |
GET_CWP64(env); |
758 |
env->tsptr->tpc = env->pc; |
759 |
env->tsptr->tnpc = env->npc; |
760 |
env->tsptr->tt = intno; |
761 |
if (!(env->features & CPU_FEATURE_GL)) {
|
762 |
switch (intno) {
|
763 |
case TT_IVEC:
|
764 |
change_pstate(PS_PEF | PS_PRIV | PS_IG); |
765 |
break;
|
766 |
case TT_TFAULT:
|
767 |
case TT_TMISS:
|
768 |
case TT_DFAULT:
|
769 |
case TT_DMISS:
|
770 |
case TT_DPROT:
|
771 |
change_pstate(PS_PEF | PS_PRIV | PS_MG); |
772 |
break;
|
773 |
default:
|
774 |
change_pstate(PS_PEF | PS_PRIV | PS_AG); |
775 |
break;
|
776 |
} |
777 |
} |
778 |
if (intno == TT_CLRWIN)
|
779 |
cpu_set_cwp(env, cpu_cwp_dec(env, env->cwp - 1));
|
780 |
else if ((intno & 0x1c0) == TT_SPILL) |
781 |
cpu_set_cwp(env, cpu_cwp_dec(env, env->cwp - env->cansave - 2));
|
782 |
else if ((intno & 0x1c0) == TT_FILL) |
783 |
cpu_set_cwp(env, cpu_cwp_inc(env, env->cwp + 1));
|
784 |
env->tbr &= ~0x7fffULL;
|
785 |
env->tbr |= ((env->tl > 1) ? 1 << 14 : 0) | (intno << 5); |
786 |
env->pc = env->tbr; |
787 |
env->npc = env->pc + 4;
|
788 |
env->exception_index = 0;
|
789 |
} |
790 |
#else
|
791 |
#ifdef DEBUG_PCALL
|
792 |
static const char * const excp_names[0x80] = { |
793 |
[TT_TFAULT] = "Instruction Access Fault",
|
794 |
[TT_ILL_INSN] = "Illegal Instruction",
|
795 |
[TT_PRIV_INSN] = "Privileged Instruction",
|
796 |
[TT_NFPU_INSN] = "FPU Disabled",
|
797 |
[TT_WIN_OVF] = "Window Overflow",
|
798 |
[TT_WIN_UNF] = "Window Underflow",
|
799 |
[TT_UNALIGNED] = "Unaligned Memory Access",
|
800 |
[TT_FP_EXCP] = "FPU Exception",
|
801 |
[TT_DFAULT] = "Data Access Fault",
|
802 |
[TT_TOVF] = "Tag Overflow",
|
803 |
[TT_EXTINT | 0x1] = "External Interrupt 1", |
804 |
[TT_EXTINT | 0x2] = "External Interrupt 2", |
805 |
[TT_EXTINT | 0x3] = "External Interrupt 3", |
806 |
[TT_EXTINT | 0x4] = "External Interrupt 4", |
807 |
[TT_EXTINT | 0x5] = "External Interrupt 5", |
808 |
[TT_EXTINT | 0x6] = "External Interrupt 6", |
809 |
[TT_EXTINT | 0x7] = "External Interrupt 7", |
810 |
[TT_EXTINT | 0x8] = "External Interrupt 8", |
811 |
[TT_EXTINT | 0x9] = "External Interrupt 9", |
812 |
[TT_EXTINT | 0xa] = "External Interrupt 10", |
813 |
[TT_EXTINT | 0xb] = "External Interrupt 11", |
814 |
[TT_EXTINT | 0xc] = "External Interrupt 12", |
815 |
[TT_EXTINT | 0xd] = "External Interrupt 13", |
816 |
[TT_EXTINT | 0xe] = "External Interrupt 14", |
817 |
[TT_EXTINT | 0xf] = "External Interrupt 15", |
818 |
[TT_TOVF] = "Tag Overflow",
|
819 |
[TT_CODE_ACCESS] = "Instruction Access Error",
|
820 |
[TT_DATA_ACCESS] = "Data Access Error",
|
821 |
[TT_DIV_ZERO] = "Division By Zero",
|
822 |
[TT_NCP_INSN] = "Coprocessor Disabled",
|
823 |
}; |
824 |
#endif
|
825 |
|
826 |
void do_interrupt(CPUState *env)
|
827 |
{ |
828 |
int cwp, intno = env->exception_index;
|
829 |
|
830 |
#ifdef DEBUG_PCALL
|
831 |
if (loglevel & CPU_LOG_INT) {
|
832 |
static int count; |
833 |
const char *name; |
834 |
|
835 |
if (intno < 0 || intno >= 0x100) |
836 |
name = "Unknown";
|
837 |
else if (intno >= 0x80) |
838 |
name = "Trap Instruction";
|
839 |
else {
|
840 |
name = excp_names[intno]; |
841 |
if (!name)
|
842 |
name = "Unknown";
|
843 |
} |
844 |
|
845 |
fprintf(logfile, "%6d: %s (v=%02x) pc=%08x npc=%08x SP=%08x\n",
|
846 |
count, name, intno, |
847 |
env->pc, |
848 |
env->npc, env->regwptr[6]);
|
849 |
cpu_dump_state(env, logfile, fprintf, 0);
|
850 |
#if 0
|
851 |
{
|
852 |
int i;
|
853 |
uint8_t *ptr;
|
854 |
|
855 |
fprintf(logfile, " code=");
|
856 |
ptr = (uint8_t *)env->pc;
|
857 |
for(i = 0; i < 16; i++) {
|
858 |
fprintf(logfile, " %02x", ldub(ptr + i));
|
859 |
}
|
860 |
fprintf(logfile, "\n");
|
861 |
}
|
862 |
#endif
|
863 |
count++; |
864 |
} |
865 |
#endif
|
866 |
#if !defined(CONFIG_USER_ONLY)
|
867 |
if (env->psret == 0) { |
868 |
cpu_abort(env, "Trap 0x%02x while interrupts disabled, Error state",
|
869 |
env->exception_index); |
870 |
return;
|
871 |
} |
872 |
#endif
|
873 |
env->psret = 0;
|
874 |
cwp = cpu_cwp_dec(env, env->cwp - 1);
|
875 |
cpu_set_cwp(env, cwp); |
876 |
env->regwptr[9] = env->pc;
|
877 |
env->regwptr[10] = env->npc;
|
878 |
env->psrps = env->psrs; |
879 |
env->psrs = 1;
|
880 |
env->tbr = (env->tbr & TBR_BASE_MASK) | (intno << 4);
|
881 |
env->pc = env->tbr; |
882 |
env->npc = env->pc + 4;
|
883 |
env->exception_index = 0;
|
884 |
} |
885 |
#endif
|
886 |
|
887 |
void memcpy32(target_ulong *dst, const target_ulong *src) |
888 |
{ |
889 |
dst[0] = src[0]; |
890 |
dst[1] = src[1]; |
891 |
dst[2] = src[2]; |
892 |
dst[3] = src[3]; |
893 |
dst[4] = src[4]; |
894 |
dst[5] = src[5]; |
895 |
dst[6] = src[6]; |
896 |
dst[7] = src[7]; |
897 |
} |
898 |
|
899 |
void cpu_reset(CPUSPARCState *env)
|
900 |
{ |
901 |
tlb_flush(env, 1);
|
902 |
env->cwp = 0;
|
903 |
env->wim = 1;
|
904 |
env->regwptr = env->regbase + (env->cwp * 16);
|
905 |
#if defined(CONFIG_USER_ONLY)
|
906 |
env->user_mode_only = 1;
|
907 |
#ifdef TARGET_SPARC64
|
908 |
env->cleanwin = env->nwindows - 2;
|
909 |
env->cansave = env->nwindows - 2;
|
910 |
env->pstate = PS_RMO | PS_PEF | PS_IE; |
911 |
env->asi = 0x82; // Primary no-fault |
912 |
#endif
|
913 |
#else
|
914 |
env->psret = 0;
|
915 |
env->psrs = 1;
|
916 |
env->psrps = 1;
|
917 |
#ifdef TARGET_SPARC64
|
918 |
env->pstate = PS_PRIV; |
919 |
env->hpstate = HS_PRIV; |
920 |
env->pc = 0x1fff0000020ULL; // XXX should be different for system_reset |
921 |
env->tsptr = &env->ts[env->tl]; |
922 |
#else
|
923 |
env->pc = 0;
|
924 |
env->mmuregs[0] &= ~(MMU_E | MMU_NF);
|
925 |
env->mmuregs[0] |= env->mmu_bm;
|
926 |
#endif
|
927 |
env->npc = env->pc + 4;
|
928 |
#endif
|
929 |
} |
930 |
|
931 |
static int cpu_sparc_register(CPUSPARCState *env, const char *cpu_model) |
932 |
{ |
933 |
sparc_def_t def1, *def = &def1; |
934 |
|
935 |
if (cpu_sparc_find_by_name(def, cpu_model) < 0) |
936 |
return -1; |
937 |
|
938 |
env->features = def->features; |
939 |
env->cpu_model_str = cpu_model; |
940 |
env->version = def->iu_version; |
941 |
env->fsr = def->fpu_version; |
942 |
env->nwindows = def->nwindows; |
943 |
#if !defined(TARGET_SPARC64)
|
944 |
env->mmu_bm = def->mmu_bm; |
945 |
env->mmu_ctpr_mask = def->mmu_ctpr_mask; |
946 |
env->mmu_cxr_mask = def->mmu_cxr_mask; |
947 |
env->mmu_sfsr_mask = def->mmu_sfsr_mask; |
948 |
env->mmu_trcr_mask = def->mmu_trcr_mask; |
949 |
env->mmuregs[0] |= def->mmu_version;
|
950 |
cpu_sparc_set_id(env, 0);
|
951 |
#else
|
952 |
env->mmu_version = def->mmu_version; |
953 |
env->version |= def->nwindows - 1;
|
954 |
#endif
|
955 |
return 0; |
956 |
} |
957 |
|
958 |
static void cpu_sparc_close(CPUSPARCState *env) |
959 |
{ |
960 |
free(env); |
961 |
} |
962 |
|
963 |
CPUSPARCState *cpu_sparc_init(const char *cpu_model) |
964 |
{ |
965 |
CPUSPARCState *env; |
966 |
|
967 |
env = qemu_mallocz(sizeof(CPUSPARCState));
|
968 |
if (!env)
|
969 |
return NULL; |
970 |
cpu_exec_init(env); |
971 |
|
972 |
gen_intermediate_code_init(env); |
973 |
|
974 |
if (cpu_sparc_register(env, cpu_model) < 0) { |
975 |
cpu_sparc_close(env); |
976 |
return NULL; |
977 |
} |
978 |
cpu_reset(env); |
979 |
|
980 |
return env;
|
981 |
} |
982 |
|
983 |
void cpu_sparc_set_id(CPUSPARCState *env, unsigned int cpu) |
984 |
{ |
985 |
#if !defined(TARGET_SPARC64)
|
986 |
env->mxccregs[7] = ((cpu + 8) & 0xf) << 24; |
987 |
#endif
|
988 |
} |
989 |
|
990 |
static const sparc_def_t sparc_defs[] = { |
991 |
#ifdef TARGET_SPARC64
|
992 |
{ |
993 |
.name = "Fujitsu Sparc64",
|
994 |
.iu_version = ((0x04ULL << 48) | (0x02ULL << 32) | (0ULL << 24) |
995 |
| (MAXTL << 8)),
|
996 |
.fpu_version = 0x00000000,
|
997 |
.mmu_version = mmu_us_12, |
998 |
.nwindows = 4,
|
999 |
.features = CPU_DEFAULT_FEATURES, |
1000 |
}, |
1001 |
{ |
1002 |
.name = "Fujitsu Sparc64 III",
|
1003 |
.iu_version = ((0x04ULL << 48) | (0x03ULL << 32) | (0ULL << 24) |
1004 |
| (MAXTL << 8)),
|
1005 |
.fpu_version = 0x00000000,
|
1006 |
.mmu_version = mmu_us_12, |
1007 |
.nwindows = 5,
|
1008 |
.features = CPU_DEFAULT_FEATURES, |
1009 |
}, |
1010 |
{ |
1011 |
.name = "Fujitsu Sparc64 IV",
|
1012 |
.iu_version = ((0x04ULL << 48) | (0x04ULL << 32) | (0ULL << 24) |
1013 |
| (MAXTL << 8)),
|
1014 |
.fpu_version = 0x00000000,
|
1015 |
.mmu_version = mmu_us_12, |
1016 |
.nwindows = 8,
|
1017 |
.features = CPU_DEFAULT_FEATURES, |
1018 |
}, |
1019 |
{ |
1020 |
.name = "Fujitsu Sparc64 V",
|
1021 |
.iu_version = ((0x04ULL << 48) | (0x05ULL << 32) | (0x51ULL << 24) |
1022 |
| (MAXTL << 8)),
|
1023 |
.fpu_version = 0x00000000,
|
1024 |
.mmu_version = mmu_us_12, |
1025 |
.nwindows = 8,
|
1026 |
.features = CPU_DEFAULT_FEATURES, |
1027 |
}, |
1028 |
{ |
1029 |
.name = "TI UltraSparc I",
|
1030 |
.iu_version = ((0x17ULL << 48) | (0x10ULL << 32) | (0x40ULL << 24) |
1031 |
| (MAXTL << 8)),
|
1032 |
.fpu_version = 0x00000000,
|
1033 |
.mmu_version = mmu_us_12, |
1034 |
.nwindows = 8,
|
1035 |
.features = CPU_DEFAULT_FEATURES, |
1036 |
}, |
1037 |
{ |
1038 |
.name = "TI UltraSparc II",
|
1039 |
.iu_version = ((0x17ULL << 48) | (0x11ULL << 32) | (0x20ULL << 24) |
1040 |
| (MAXTL << 8)),
|
1041 |
.fpu_version = 0x00000000,
|
1042 |
.mmu_version = mmu_us_12, |
1043 |
.nwindows = 8,
|
1044 |
.features = CPU_DEFAULT_FEATURES, |
1045 |
}, |
1046 |
{ |
1047 |
.name = "TI UltraSparc IIi",
|
1048 |
.iu_version = ((0x17ULL << 48) | (0x12ULL << 32) | (0x91ULL << 24) |
1049 |
| (MAXTL << 8)),
|
1050 |
.fpu_version = 0x00000000,
|
1051 |
.mmu_version = mmu_us_12, |
1052 |
.nwindows = 8,
|
1053 |
.features = CPU_DEFAULT_FEATURES, |
1054 |
}, |
1055 |
{ |
1056 |
.name = "TI UltraSparc IIe",
|
1057 |
.iu_version = ((0x17ULL << 48) | (0x13ULL << 32) | (0x14ULL << 24) |
1058 |
| (MAXTL << 8)),
|
1059 |
.fpu_version = 0x00000000,
|
1060 |
.mmu_version = mmu_us_12, |
1061 |
.nwindows = 8,
|
1062 |
.features = CPU_DEFAULT_FEATURES, |
1063 |
}, |
1064 |
{ |
1065 |
.name = "Sun UltraSparc III",
|
1066 |
.iu_version = ((0x3eULL << 48) | (0x14ULL << 32) | (0x34ULL << 24) |
1067 |
| (MAXTL << 8)),
|
1068 |
.fpu_version = 0x00000000,
|
1069 |
.mmu_version = mmu_us_12, |
1070 |
.nwindows = 8,
|
1071 |
.features = CPU_DEFAULT_FEATURES, |
1072 |
}, |
1073 |
{ |
1074 |
.name = "Sun UltraSparc III Cu",
|
1075 |
.iu_version = ((0x3eULL << 48) | (0x15ULL << 32) | (0x41ULL << 24) |
1076 |
| (MAXTL << 8)),
|
1077 |
.fpu_version = 0x00000000,
|
1078 |
.mmu_version = mmu_us_3, |
1079 |
.nwindows = 8,
|
1080 |
.features = CPU_DEFAULT_FEATURES, |
1081 |
}, |
1082 |
{ |
1083 |
.name = "Sun UltraSparc IIIi",
|
1084 |
.iu_version = ((0x3eULL << 48) | (0x16ULL << 32) | (0x34ULL << 24) |
1085 |
| (MAXTL << 8)),
|
1086 |
.fpu_version = 0x00000000,
|
1087 |
.mmu_version = mmu_us_12, |
1088 |
.nwindows = 8,
|
1089 |
.features = CPU_DEFAULT_FEATURES, |
1090 |
}, |
1091 |
{ |
1092 |
.name = "Sun UltraSparc IV",
|
1093 |
.iu_version = ((0x3eULL << 48) | (0x18ULL << 32) | (0x31ULL << 24) |
1094 |
| (MAXTL << 8)),
|
1095 |
.fpu_version = 0x00000000,
|
1096 |
.mmu_version = mmu_us_4, |
1097 |
.nwindows = 8,
|
1098 |
.features = CPU_DEFAULT_FEATURES, |
1099 |
}, |
1100 |
{ |
1101 |
.name = "Sun UltraSparc IV+",
|
1102 |
.iu_version = ((0x3eULL << 48) | (0x19ULL << 32) | (0x22ULL << 24) |
1103 |
| (MAXTL << 8)),
|
1104 |
.fpu_version = 0x00000000,
|
1105 |
.mmu_version = mmu_us_12, |
1106 |
.nwindows = 8,
|
1107 |
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_CMT, |
1108 |
}, |
1109 |
{ |
1110 |
.name = "Sun UltraSparc IIIi+",
|
1111 |
.iu_version = ((0x3eULL << 48) | (0x22ULL << 32) | (0ULL << 24) |
1112 |
| (MAXTL << 8)),
|
1113 |
.fpu_version = 0x00000000,
|
1114 |
.mmu_version = mmu_us_3, |
1115 |
.nwindows = 8,
|
1116 |
.features = CPU_DEFAULT_FEATURES, |
1117 |
}, |
1118 |
{ |
1119 |
.name = "Sun UltraSparc T1",
|
1120 |
// defined in sparc_ifu_fdp.v and ctu.h
|
1121 |
.iu_version = ((0x3eULL << 48) | (0x23ULL << 32) | (0x02ULL << 24) |
1122 |
| (MAXTL << 8)),
|
1123 |
.fpu_version = 0x00000000,
|
1124 |
.mmu_version = mmu_sun4v, |
1125 |
.nwindows = 8,
|
1126 |
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_HYPV | CPU_FEATURE_CMT |
1127 |
| CPU_FEATURE_GL, |
1128 |
}, |
1129 |
{ |
1130 |
.name = "Sun UltraSparc T2",
|
1131 |
// defined in tlu_asi_ctl.v and n2_revid_cust.v
|
1132 |
.iu_version = ((0x3eULL << 48) | (0x24ULL << 32) | (0x02ULL << 24) |
1133 |
| (MAXTL << 8)),
|
1134 |
.fpu_version = 0x00000000,
|
1135 |
.mmu_version = mmu_sun4v, |
1136 |
.nwindows = 8,
|
1137 |
.features = CPU_DEFAULT_FEATURES | CPU_FEATURE_HYPV | CPU_FEATURE_CMT |
1138 |
| CPU_FEATURE_GL, |
1139 |
}, |
1140 |
{ |
1141 |
.name = "NEC UltraSparc I",
|
1142 |
.iu_version = ((0x22ULL << 48) | (0x10ULL << 32) | (0x40ULL << 24) |
1143 |
| (MAXTL << 8)),
|
1144 |
.fpu_version = 0x00000000,
|
1145 |
.mmu_version = mmu_us_12, |
1146 |
.nwindows = 8,
|
1147 |
.features = CPU_DEFAULT_FEATURES, |
1148 |
}, |
1149 |
#else
|
1150 |
{ |
1151 |
.name = "Fujitsu MB86900",
|
1152 |
.iu_version = 0x00 << 24, /* Impl 0, ver 0 */ |
1153 |
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */ |
1154 |
.mmu_version = 0x00 << 24, /* Impl 0, ver 0 */ |
1155 |
.mmu_bm = 0x00004000,
|
1156 |
.mmu_ctpr_mask = 0x007ffff0,
|
1157 |
.mmu_cxr_mask = 0x0000003f,
|
1158 |
.mmu_sfsr_mask = 0xffffffff,
|
1159 |
.mmu_trcr_mask = 0xffffffff,
|
1160 |
.nwindows = 7,
|
1161 |
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_FSMULD, |
1162 |
}, |
1163 |
{ |
1164 |
.name = "Fujitsu MB86904",
|
1165 |
.iu_version = 0x04 << 24, /* Impl 0, ver 4 */ |
1166 |
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */ |
1167 |
.mmu_version = 0x04 << 24, /* Impl 0, ver 4 */ |
1168 |
.mmu_bm = 0x00004000,
|
1169 |
.mmu_ctpr_mask = 0x00ffffc0,
|
1170 |
.mmu_cxr_mask = 0x000000ff,
|
1171 |
.mmu_sfsr_mask = 0x00016fff,
|
1172 |
.mmu_trcr_mask = 0x00ffffff,
|
1173 |
.nwindows = 8,
|
1174 |
.features = CPU_DEFAULT_FEATURES, |
1175 |
}, |
1176 |
{ |
1177 |
.name = "Fujitsu MB86907",
|
1178 |
.iu_version = 0x05 << 24, /* Impl 0, ver 5 */ |
1179 |
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */ |
1180 |
.mmu_version = 0x05 << 24, /* Impl 0, ver 5 */ |
1181 |
.mmu_bm = 0x00004000,
|
1182 |
.mmu_ctpr_mask = 0xffffffc0,
|
1183 |
.mmu_cxr_mask = 0x000000ff,
|
1184 |
.mmu_sfsr_mask = 0x00016fff,
|
1185 |
.mmu_trcr_mask = 0xffffffff,
|
1186 |
.nwindows = 8,
|
1187 |
.features = CPU_DEFAULT_FEATURES, |
1188 |
}, |
1189 |
{ |
1190 |
.name = "LSI L64811",
|
1191 |
.iu_version = 0x10 << 24, /* Impl 1, ver 0 */ |
1192 |
.fpu_version = 1 << 17, /* FPU version 1 (LSI L64814) */ |
1193 |
.mmu_version = 0x10 << 24, |
1194 |
.mmu_bm = 0x00004000,
|
1195 |
.mmu_ctpr_mask = 0x007ffff0,
|
1196 |
.mmu_cxr_mask = 0x0000003f,
|
1197 |
.mmu_sfsr_mask = 0xffffffff,
|
1198 |
.mmu_trcr_mask = 0xffffffff,
|
1199 |
.nwindows = 8,
|
1200 |
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | CPU_FEATURE_FSQRT | |
1201 |
CPU_FEATURE_FSMULD, |
1202 |
}, |
1203 |
{ |
1204 |
.name = "Cypress CY7C601",
|
1205 |
.iu_version = 0x11 << 24, /* Impl 1, ver 1 */ |
1206 |
.fpu_version = 3 << 17, /* FPU version 3 (Cypress CY7C602) */ |
1207 |
.mmu_version = 0x10 << 24, |
1208 |
.mmu_bm = 0x00004000,
|
1209 |
.mmu_ctpr_mask = 0x007ffff0,
|
1210 |
.mmu_cxr_mask = 0x0000003f,
|
1211 |
.mmu_sfsr_mask = 0xffffffff,
|
1212 |
.mmu_trcr_mask = 0xffffffff,
|
1213 |
.nwindows = 8,
|
1214 |
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | CPU_FEATURE_FSQRT | |
1215 |
CPU_FEATURE_FSMULD, |
1216 |
}, |
1217 |
{ |
1218 |
.name = "Cypress CY7C611",
|
1219 |
.iu_version = 0x13 << 24, /* Impl 1, ver 3 */ |
1220 |
.fpu_version = 3 << 17, /* FPU version 3 (Cypress CY7C602) */ |
1221 |
.mmu_version = 0x10 << 24, |
1222 |
.mmu_bm = 0x00004000,
|
1223 |
.mmu_ctpr_mask = 0x007ffff0,
|
1224 |
.mmu_cxr_mask = 0x0000003f,
|
1225 |
.mmu_sfsr_mask = 0xffffffff,
|
1226 |
.mmu_trcr_mask = 0xffffffff,
|
1227 |
.nwindows = 8,
|
1228 |
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | CPU_FEATURE_FSQRT | |
1229 |
CPU_FEATURE_FSMULD, |
1230 |
}, |
1231 |
{ |
1232 |
.name = "TI SuperSparc II",
|
1233 |
.iu_version = 0x40000000,
|
1234 |
.fpu_version = 0 << 17, |
1235 |
.mmu_version = 0x04000000,
|
1236 |
.mmu_bm = 0x00002000,
|
1237 |
.mmu_ctpr_mask = 0xffffffc0,
|
1238 |
.mmu_cxr_mask = 0x0000ffff,
|
1239 |
.mmu_sfsr_mask = 0xffffffff,
|
1240 |
.mmu_trcr_mask = 0xffffffff,
|
1241 |
.nwindows = 8,
|
1242 |
.features = CPU_DEFAULT_FEATURES, |
1243 |
}, |
1244 |
{ |
1245 |
.name = "TI MicroSparc I",
|
1246 |
.iu_version = 0x41000000,
|
1247 |
.fpu_version = 4 << 17, |
1248 |
.mmu_version = 0x41000000,
|
1249 |
.mmu_bm = 0x00004000,
|
1250 |
.mmu_ctpr_mask = 0x007ffff0,
|
1251 |
.mmu_cxr_mask = 0x0000003f,
|
1252 |
.mmu_sfsr_mask = 0x00016fff,
|
1253 |
.mmu_trcr_mask = 0x0000003f,
|
1254 |
.nwindows = 7,
|
1255 |
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | CPU_FEATURE_MUL | |
1256 |
CPU_FEATURE_DIV | CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | |
1257 |
CPU_FEATURE_FMUL, |
1258 |
}, |
1259 |
{ |
1260 |
.name = "TI MicroSparc II",
|
1261 |
.iu_version = 0x42000000,
|
1262 |
.fpu_version = 4 << 17, |
1263 |
.mmu_version = 0x02000000,
|
1264 |
.mmu_bm = 0x00004000,
|
1265 |
.mmu_ctpr_mask = 0x00ffffc0,
|
1266 |
.mmu_cxr_mask = 0x000000ff,
|
1267 |
.mmu_sfsr_mask = 0x00016fff,
|
1268 |
.mmu_trcr_mask = 0x00ffffff,
|
1269 |
.nwindows = 8,
|
1270 |
.features = CPU_DEFAULT_FEATURES, |
1271 |
}, |
1272 |
{ |
1273 |
.name = "TI MicroSparc IIep",
|
1274 |
.iu_version = 0x42000000,
|
1275 |
.fpu_version = 4 << 17, |
1276 |
.mmu_version = 0x04000000,
|
1277 |
.mmu_bm = 0x00004000,
|
1278 |
.mmu_ctpr_mask = 0x00ffffc0,
|
1279 |
.mmu_cxr_mask = 0x000000ff,
|
1280 |
.mmu_sfsr_mask = 0x00016bff,
|
1281 |
.mmu_trcr_mask = 0x00ffffff,
|
1282 |
.nwindows = 8,
|
1283 |
.features = CPU_DEFAULT_FEATURES, |
1284 |
}, |
1285 |
{ |
1286 |
.name = "TI SuperSparc 40", // STP1020NPGA |
1287 |
.iu_version = 0x41000000,
|
1288 |
.fpu_version = 0 << 17, |
1289 |
.mmu_version = 0x00000000,
|
1290 |
.mmu_bm = 0x00002000,
|
1291 |
.mmu_ctpr_mask = 0xffffffc0,
|
1292 |
.mmu_cxr_mask = 0x0000ffff,
|
1293 |
.mmu_sfsr_mask = 0xffffffff,
|
1294 |
.mmu_trcr_mask = 0xffffffff,
|
1295 |
.nwindows = 8,
|
1296 |
.features = CPU_DEFAULT_FEATURES, |
1297 |
}, |
1298 |
{ |
1299 |
.name = "TI SuperSparc 50", // STP1020PGA |
1300 |
.iu_version = 0x40000000,
|
1301 |
.fpu_version = 0 << 17, |
1302 |
.mmu_version = 0x04000000,
|
1303 |
.mmu_bm = 0x00002000,
|
1304 |
.mmu_ctpr_mask = 0xffffffc0,
|
1305 |
.mmu_cxr_mask = 0x0000ffff,
|
1306 |
.mmu_sfsr_mask = 0xffffffff,
|
1307 |
.mmu_trcr_mask = 0xffffffff,
|
1308 |
.nwindows = 8,
|
1309 |
.features = CPU_DEFAULT_FEATURES, |
1310 |
}, |
1311 |
{ |
1312 |
.name = "TI SuperSparc 51",
|
1313 |
.iu_version = 0x43000000,
|
1314 |
.fpu_version = 0 << 17, |
1315 |
.mmu_version = 0x04000000,
|
1316 |
.mmu_bm = 0x00002000,
|
1317 |
.mmu_ctpr_mask = 0xffffffc0,
|
1318 |
.mmu_cxr_mask = 0x0000ffff,
|
1319 |
.mmu_sfsr_mask = 0xffffffff,
|
1320 |
.mmu_trcr_mask = 0xffffffff,
|
1321 |
.nwindows = 8,
|
1322 |
.features = CPU_DEFAULT_FEATURES, |
1323 |
}, |
1324 |
{ |
1325 |
.name = "TI SuperSparc 60", // STP1020APGA |
1326 |
.iu_version = 0x40000000,
|
1327 |
.fpu_version = 0 << 17, |
1328 |
.mmu_version = 0x03000000,
|
1329 |
.mmu_bm = 0x00002000,
|
1330 |
.mmu_ctpr_mask = 0xffffffc0,
|
1331 |
.mmu_cxr_mask = 0x0000ffff,
|
1332 |
.mmu_sfsr_mask = 0xffffffff,
|
1333 |
.mmu_trcr_mask = 0xffffffff,
|
1334 |
.nwindows = 8,
|
1335 |
.features = CPU_DEFAULT_FEATURES, |
1336 |
}, |
1337 |
{ |
1338 |
.name = "TI SuperSparc 61",
|
1339 |
.iu_version = 0x44000000,
|
1340 |
.fpu_version = 0 << 17, |
1341 |
.mmu_version = 0x04000000,
|
1342 |
.mmu_bm = 0x00002000,
|
1343 |
.mmu_ctpr_mask = 0xffffffc0,
|
1344 |
.mmu_cxr_mask = 0x0000ffff,
|
1345 |
.mmu_sfsr_mask = 0xffffffff,
|
1346 |
.mmu_trcr_mask = 0xffffffff,
|
1347 |
.nwindows = 8,
|
1348 |
.features = CPU_DEFAULT_FEATURES, |
1349 |
}, |
1350 |
{ |
1351 |
.name = "Ross RT625",
|
1352 |
.iu_version = 0x1e000000,
|
1353 |
.fpu_version = 1 << 17, |
1354 |
.mmu_version = 0x1e000000,
|
1355 |
.mmu_bm = 0x00004000,
|
1356 |
.mmu_ctpr_mask = 0x007ffff0,
|
1357 |
.mmu_cxr_mask = 0x0000003f,
|
1358 |
.mmu_sfsr_mask = 0xffffffff,
|
1359 |
.mmu_trcr_mask = 0xffffffff,
|
1360 |
.nwindows = 8,
|
1361 |
.features = CPU_DEFAULT_FEATURES, |
1362 |
}, |
1363 |
{ |
1364 |
.name = "Ross RT620",
|
1365 |
.iu_version = 0x1f000000,
|
1366 |
.fpu_version = 1 << 17, |
1367 |
.mmu_version = 0x1f000000,
|
1368 |
.mmu_bm = 0x00004000,
|
1369 |
.mmu_ctpr_mask = 0x007ffff0,
|
1370 |
.mmu_cxr_mask = 0x0000003f,
|
1371 |
.mmu_sfsr_mask = 0xffffffff,
|
1372 |
.mmu_trcr_mask = 0xffffffff,
|
1373 |
.nwindows = 8,
|
1374 |
.features = CPU_DEFAULT_FEATURES, |
1375 |
}, |
1376 |
{ |
1377 |
.name = "BIT B5010",
|
1378 |
.iu_version = 0x20000000,
|
1379 |
.fpu_version = 0 << 17, /* B5010/B5110/B5120/B5210 */ |
1380 |
.mmu_version = 0x20000000,
|
1381 |
.mmu_bm = 0x00004000,
|
1382 |
.mmu_ctpr_mask = 0x007ffff0,
|
1383 |
.mmu_cxr_mask = 0x0000003f,
|
1384 |
.mmu_sfsr_mask = 0xffffffff,
|
1385 |
.mmu_trcr_mask = 0xffffffff,
|
1386 |
.nwindows = 8,
|
1387 |
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | CPU_FEATURE_FSQRT | |
1388 |
CPU_FEATURE_FSMULD, |
1389 |
}, |
1390 |
{ |
1391 |
.name = "Matsushita MN10501",
|
1392 |
.iu_version = 0x50000000,
|
1393 |
.fpu_version = 0 << 17, |
1394 |
.mmu_version = 0x50000000,
|
1395 |
.mmu_bm = 0x00004000,
|
1396 |
.mmu_ctpr_mask = 0x007ffff0,
|
1397 |
.mmu_cxr_mask = 0x0000003f,
|
1398 |
.mmu_sfsr_mask = 0xffffffff,
|
1399 |
.mmu_trcr_mask = 0xffffffff,
|
1400 |
.nwindows = 8,
|
1401 |
.features = CPU_FEATURE_FLOAT | CPU_FEATURE_MUL | CPU_FEATURE_FSQRT | |
1402 |
CPU_FEATURE_FSMULD, |
1403 |
}, |
1404 |
{ |
1405 |
.name = "Weitek W8601",
|
1406 |
.iu_version = 0x90 << 24, /* Impl 9, ver 0 */ |
1407 |
.fpu_version = 3 << 17, /* FPU version 3 (Weitek WTL3170/2) */ |
1408 |
.mmu_version = 0x10 << 24, |
1409 |
.mmu_bm = 0x00004000,
|
1410 |
.mmu_ctpr_mask = 0x007ffff0,
|
1411 |
.mmu_cxr_mask = 0x0000003f,
|
1412 |
.mmu_sfsr_mask = 0xffffffff,
|
1413 |
.mmu_trcr_mask = 0xffffffff,
|
1414 |
.nwindows = 8,
|
1415 |
.features = CPU_DEFAULT_FEATURES, |
1416 |
}, |
1417 |
{ |
1418 |
.name = "LEON2",
|
1419 |
.iu_version = 0xf2000000,
|
1420 |
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */ |
1421 |
.mmu_version = 0xf2000000,
|
1422 |
.mmu_bm = 0x00004000,
|
1423 |
.mmu_ctpr_mask = 0x007ffff0,
|
1424 |
.mmu_cxr_mask = 0x0000003f,
|
1425 |
.mmu_sfsr_mask = 0xffffffff,
|
1426 |
.mmu_trcr_mask = 0xffffffff,
|
1427 |
.nwindows = 8,
|
1428 |
.features = CPU_DEFAULT_FEATURES, |
1429 |
}, |
1430 |
{ |
1431 |
.name = "LEON3",
|
1432 |
.iu_version = 0xf3000000,
|
1433 |
.fpu_version = 4 << 17, /* FPU version 4 (Meiko) */ |
1434 |
.mmu_version = 0xf3000000,
|
1435 |
.mmu_bm = 0x00004000,
|
1436 |
.mmu_ctpr_mask = 0x007ffff0,
|
1437 |
.mmu_cxr_mask = 0x0000003f,
|
1438 |
.mmu_sfsr_mask = 0xffffffff,
|
1439 |
.mmu_trcr_mask = 0xffffffff,
|
1440 |
.nwindows = 8,
|
1441 |
.features = CPU_DEFAULT_FEATURES, |
1442 |
}, |
1443 |
#endif
|
1444 |
}; |
1445 |
|
1446 |
static const char * const feature_name[] = { |
1447 |
"float",
|
1448 |
"float128",
|
1449 |
"swap",
|
1450 |
"mul",
|
1451 |
"div",
|
1452 |
"flush",
|
1453 |
"fsqrt",
|
1454 |
"fmul",
|
1455 |
"vis1",
|
1456 |
"vis2",
|
1457 |
"fsmuld",
|
1458 |
"hypv",
|
1459 |
"cmt",
|
1460 |
"gl",
|
1461 |
}; |
1462 |
|
1463 |
static void print_features(FILE *f, |
1464 |
int (*cpu_fprintf)(FILE *f, const char *fmt, ...), |
1465 |
uint32_t features, const char *prefix) |
1466 |
{ |
1467 |
unsigned int i; |
1468 |
|
1469 |
for (i = 0; i < ARRAY_SIZE(feature_name); i++) |
1470 |
if (feature_name[i] && (features & (1 << i))) { |
1471 |
if (prefix)
|
1472 |
(*cpu_fprintf)(f, "%s", prefix);
|
1473 |
(*cpu_fprintf)(f, "%s ", feature_name[i]);
|
1474 |
} |
1475 |
} |
1476 |
|
1477 |
static void add_flagname_to_bitmaps(const char *flagname, uint32_t *features) |
1478 |
{ |
1479 |
unsigned int i; |
1480 |
|
1481 |
for (i = 0; i < ARRAY_SIZE(feature_name); i++) |
1482 |
if (feature_name[i] && !strcmp(flagname, feature_name[i])) {
|
1483 |
*features |= 1 << i;
|
1484 |
return;
|
1485 |
} |
1486 |
fprintf(stderr, "CPU feature %s not found\n", flagname);
|
1487 |
} |
1488 |
|
1489 |
static int cpu_sparc_find_by_name(sparc_def_t *cpu_def, const char *cpu_model) |
1490 |
{ |
1491 |
unsigned int i; |
1492 |
const sparc_def_t *def = NULL; |
1493 |
char *s = strdup(cpu_model);
|
1494 |
char *featurestr, *name = strtok(s, ","); |
1495 |
uint32_t plus_features = 0;
|
1496 |
uint32_t minus_features = 0;
|
1497 |
long long iu_version; |
1498 |
uint32_t fpu_version, mmu_version, nwindows; |
1499 |
|
1500 |
for (i = 0; i < sizeof(sparc_defs) / sizeof(sparc_def_t); i++) { |
1501 |
if (strcasecmp(name, sparc_defs[i].name) == 0) { |
1502 |
def = &sparc_defs[i]; |
1503 |
} |
1504 |
} |
1505 |
if (!def)
|
1506 |
goto error;
|
1507 |
memcpy(cpu_def, def, sizeof(*def));
|
1508 |
|
1509 |
featurestr = strtok(NULL, ","); |
1510 |
while (featurestr) {
|
1511 |
char *val;
|
1512 |
|
1513 |
if (featurestr[0] == '+') { |
1514 |
add_flagname_to_bitmaps(featurestr + 1, &plus_features);
|
1515 |
} else if (featurestr[0] == '-') { |
1516 |
add_flagname_to_bitmaps(featurestr + 1, &minus_features);
|
1517 |
} else if ((val = strchr(featurestr, '='))) { |
1518 |
*val = 0; val++;
|
1519 |
if (!strcmp(featurestr, "iu_version")) { |
1520 |
char *err;
|
1521 |
|
1522 |
iu_version = strtoll(val, &err, 0);
|
1523 |
if (!*val || *err) {
|
1524 |
fprintf(stderr, "bad numerical value %s\n", val);
|
1525 |
goto error;
|
1526 |
} |
1527 |
cpu_def->iu_version = iu_version; |
1528 |
#ifdef DEBUG_FEATURES
|
1529 |
fprintf(stderr, "iu_version %llx\n", iu_version);
|
1530 |
#endif
|
1531 |
} else if (!strcmp(featurestr, "fpu_version")) { |
1532 |
char *err;
|
1533 |
|
1534 |
fpu_version = strtol(val, &err, 0);
|
1535 |
if (!*val || *err) {
|
1536 |
fprintf(stderr, "bad numerical value %s\n", val);
|
1537 |
goto error;
|
1538 |
} |
1539 |
cpu_def->fpu_version = fpu_version; |
1540 |
#ifdef DEBUG_FEATURES
|
1541 |
fprintf(stderr, "fpu_version %llx\n", fpu_version);
|
1542 |
#endif
|
1543 |
} else if (!strcmp(featurestr, "mmu_version")) { |
1544 |
char *err;
|
1545 |
|
1546 |
mmu_version = strtol(val, &err, 0);
|
1547 |
if (!*val || *err) {
|
1548 |
fprintf(stderr, "bad numerical value %s\n", val);
|
1549 |
goto error;
|
1550 |
} |
1551 |
cpu_def->mmu_version = mmu_version; |
1552 |
#ifdef DEBUG_FEATURES
|
1553 |
fprintf(stderr, "mmu_version %llx\n", mmu_version);
|
1554 |
#endif
|
1555 |
} else if (!strcmp(featurestr, "nwindows")) { |
1556 |
char *err;
|
1557 |
|
1558 |
nwindows = strtol(val, &err, 0);
|
1559 |
if (!*val || *err || nwindows > MAX_NWINDOWS ||
|
1560 |
nwindows < MIN_NWINDOWS) { |
1561 |
fprintf(stderr, "bad numerical value %s\n", val);
|
1562 |
goto error;
|
1563 |
} |
1564 |
cpu_def->nwindows = nwindows; |
1565 |
#ifdef DEBUG_FEATURES
|
1566 |
fprintf(stderr, "nwindows %d\n", nwindows);
|
1567 |
#endif
|
1568 |
} else {
|
1569 |
fprintf(stderr, "unrecognized feature %s\n", featurestr);
|
1570 |
goto error;
|
1571 |
} |
1572 |
} else {
|
1573 |
fprintf(stderr, "feature string `%s' not in format "
|
1574 |
"(+feature|-feature|feature=xyz)\n", featurestr);
|
1575 |
goto error;
|
1576 |
} |
1577 |
featurestr = strtok(NULL, ","); |
1578 |
} |
1579 |
cpu_def->features |= plus_features; |
1580 |
cpu_def->features &= ~minus_features; |
1581 |
#ifdef DEBUG_FEATURES
|
1582 |
print_features(stderr, fprintf, cpu_def->features, NULL);
|
1583 |
#endif
|
1584 |
free(s); |
1585 |
return 0; |
1586 |
|
1587 |
error:
|
1588 |
free(s); |
1589 |
return -1; |
1590 |
} |
1591 |
|
1592 |
void sparc_cpu_list(FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...)) |
1593 |
{ |
1594 |
unsigned int i; |
1595 |
|
1596 |
for (i = 0; i < sizeof(sparc_defs) / sizeof(sparc_def_t); i++) { |
1597 |
(*cpu_fprintf)(f, "Sparc %16s IU " TARGET_FMT_lx " FPU %08x MMU %08x NWINS %d ", |
1598 |
sparc_defs[i].name, |
1599 |
sparc_defs[i].iu_version, |
1600 |
sparc_defs[i].fpu_version, |
1601 |
sparc_defs[i].mmu_version, |
1602 |
sparc_defs[i].nwindows); |
1603 |
print_features(f, cpu_fprintf, CPU_DEFAULT_FEATURES & |
1604 |
~sparc_defs[i].features, "-");
|
1605 |
print_features(f, cpu_fprintf, ~CPU_DEFAULT_FEATURES & |
1606 |
sparc_defs[i].features, "+");
|
1607 |
(*cpu_fprintf)(f, "\n");
|
1608 |
} |
1609 |
(*cpu_fprintf)(f, "Default CPU feature flags (use '-' to remove): ");
|
1610 |
print_features(f, cpu_fprintf, CPU_DEFAULT_FEATURES, NULL);
|
1611 |
(*cpu_fprintf)(f, "\n");
|
1612 |
(*cpu_fprintf)(f, "Available CPU feature flags (use '+' to add): ");
|
1613 |
print_features(f, cpu_fprintf, ~CPU_DEFAULT_FEATURES, NULL);
|
1614 |
(*cpu_fprintf)(f, "\n");
|
1615 |
(*cpu_fprintf)(f, "Numerical features (use '=' to set): iu_version "
|
1616 |
"fpu_version mmu_version nwindows\n");
|
1617 |
} |
1618 |
|
1619 |
#define GET_FLAG(a,b) ((env->psr & a)?b:'-') |
1620 |
|
1621 |
void cpu_dump_state(CPUState *env, FILE *f,
|
1622 |
int (*cpu_fprintf)(FILE *f, const char *fmt, ...), |
1623 |
int flags)
|
1624 |
{ |
1625 |
int i, x;
|
1626 |
|
1627 |
cpu_fprintf(f, "pc: " TARGET_FMT_lx " npc: " TARGET_FMT_lx "\n", env->pc, |
1628 |
env->npc); |
1629 |
cpu_fprintf(f, "General Registers:\n");
|
1630 |
for (i = 0; i < 4; i++) |
1631 |
cpu_fprintf(f, "%%g%c: " TARGET_FMT_lx "\t", i + '0', env->gregs[i]); |
1632 |
cpu_fprintf(f, "\n");
|
1633 |
for (; i < 8; i++) |
1634 |
cpu_fprintf(f, "%%g%c: " TARGET_FMT_lx "\t", i + '0', env->gregs[i]); |
1635 |
cpu_fprintf(f, "\nCurrent Register Window:\n");
|
1636 |
for (x = 0; x < 3; x++) { |
1637 |
for (i = 0; i < 4; i++) |
1638 |
cpu_fprintf(f, "%%%c%d: " TARGET_FMT_lx "\t", |
1639 |
(x == 0 ? 'o' : (x == 1 ? 'l' : 'i')), i, |
1640 |
env->regwptr[i + x * 8]);
|
1641 |
cpu_fprintf(f, "\n");
|
1642 |
for (; i < 8; i++) |
1643 |
cpu_fprintf(f, "%%%c%d: " TARGET_FMT_lx "\t", |
1644 |
(x == 0 ? 'o' : x == 1 ? 'l' : 'i'), i, |
1645 |
env->regwptr[i + x * 8]);
|
1646 |
cpu_fprintf(f, "\n");
|
1647 |
} |
1648 |
cpu_fprintf(f, "\nFloating Point Registers:\n");
|
1649 |
for (i = 0; i < 32; i++) { |
1650 |
if ((i & 3) == 0) |
1651 |
cpu_fprintf(f, "%%f%02d:", i);
|
1652 |
cpu_fprintf(f, " %016f", *(float *)&env->fpr[i]); |
1653 |
if ((i & 3) == 3) |
1654 |
cpu_fprintf(f, "\n");
|
1655 |
} |
1656 |
#ifdef TARGET_SPARC64
|
1657 |
cpu_fprintf(f, "pstate: 0x%08x ccr: 0x%02x asi: 0x%02x tl: %d fprs: %d\n",
|
1658 |
env->pstate, GET_CCR(env), env->asi, env->tl, env->fprs); |
1659 |
cpu_fprintf(f, "cansave: %d canrestore: %d otherwin: %d wstate %d "
|
1660 |
"cleanwin %d cwp %d\n",
|
1661 |
env->cansave, env->canrestore, env->otherwin, env->wstate, |
1662 |
env->cleanwin, env->nwindows - 1 - env->cwp);
|
1663 |
#else
|
1664 |
cpu_fprintf(f, "psr: 0x%08x -> %c%c%c%c %c%c%c wim: 0x%08x\n",
|
1665 |
GET_PSR(env), GET_FLAG(PSR_ZERO, 'Z'), GET_FLAG(PSR_OVF, 'V'), |
1666 |
GET_FLAG(PSR_NEG, 'N'), GET_FLAG(PSR_CARRY, 'C'), |
1667 |
env->psrs?'S':'-', env->psrps?'P':'-', |
1668 |
env->psret?'E':'-', env->wim); |
1669 |
#endif
|
1670 |
cpu_fprintf(f, "fsr: 0x%08x\n", GET_FSR32(env));
|
1671 |
} |
1672 |
|
1673 |
#ifdef TARGET_SPARC64
|
1674 |
#if !defined(CONFIG_USER_ONLY)
|
1675 |
#include "qemu-common.h" |
1676 |
#include "hw/irq.h" |
1677 |
#include "qemu-timer.h" |
1678 |
#endif
|
1679 |
|
1680 |
void helper_tick_set_count(void *opaque, uint64_t count) |
1681 |
{ |
1682 |
#if !defined(CONFIG_USER_ONLY)
|
1683 |
ptimer_set_count(opaque, -count); |
1684 |
#endif
|
1685 |
} |
1686 |
|
1687 |
uint64_t helper_tick_get_count(void *opaque)
|
1688 |
{ |
1689 |
#if !defined(CONFIG_USER_ONLY)
|
1690 |
return -ptimer_get_count(opaque);
|
1691 |
#else
|
1692 |
return 0; |
1693 |
#endif
|
1694 |
} |
1695 |
|
1696 |
void helper_tick_set_limit(void *opaque, uint64_t limit) |
1697 |
{ |
1698 |
#if !defined(CONFIG_USER_ONLY)
|
1699 |
ptimer_set_limit(opaque, -limit, 0);
|
1700 |
#endif
|
1701 |
} |
1702 |
#endif
|