Statistics
| Branch: | Revision:

root / target-mips @ c811cf2c

Name Size
TODO 1 kB
cpu.h 10.7 kB
exec.h 6.1 kB
fop_template.c 4.6 kB
helper.c 18 kB
mips-defs.h 581 Bytes
op.c 45 kB
op_helper.c 39.6 kB
op_helper_mem.c 6.9 kB
op_mem.c 4.9 kB
op_template.c 2.2 kB
translate.c 163.1 kB
translate_init.c 7.9 kB

Latest revisions

# Date Author Comment
c811cf2c 05/28/2007 08:09 pm ths

Do not sign extend lwu, by Aurelien Jarno.

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2889 c046a42c-6fe2-441c-8c8c-71466251a162
9b9e4393 05/28/2007 08:03 pm ths

MIPS64 addressing fixes, by Aurelien Jarno.

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2888 c046a42c-6fe2-441c-8c8c-71466251a162
fd88b6ab 05/23/2007 11:24 am ths

The 24k wants more watch and srsmap registers.

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2849 c046a42c-6fe2-441c-8c8c-71466251a162
df1561e2 05/23/2007 11:18 am ths

The previous patch to make breakpoints work was a performance
disaster, use a similiar hack as ARM does instead.

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2848 c046a42c-6fe2-441c-8c8c-71466251a162
3a5b360d 05/20/2007 04:27 pm ths

Catch more MIPS FPU cornercases, fix addr.ps and mulr.ps instructions.

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2841 c046a42c-6fe2-441c-8c8c-71466251a162
93b12ccc 05/20/2007 04:36 am ths

Fix indexed FP load/store instructions.

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2837 c046a42c-6fe2-441c-8c8c-71466251a162
57fa1fb3 05/19/2007 11:29 pm ths

More MIPS 64-bit FPU support.

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2834 c046a42c-6fe2-441c-8c8c-71466251a162
f469b9db 05/19/2007 08:45 pm ths

Fix slti/sltiu for MIPS64, by Aurelien Jarno.

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2833 c046a42c-6fe2-441c-8c8c-71466251a162
5d46d55d 05/19/2007 08:44 pm ths

Fix ldl/ldr implementation, by Aurelien Jarno.

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2832 c046a42c-6fe2-441c-8c8c-71466251a162
fd4a04eb 05/18/2007 02:55 pm ths

- Move FPU exception handling into helper functions, since they are big.
- Fix FP-conditional branches.
- Check FPU register mode at runtime, not translation time, as the F64
status bit can change.

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2828 c046a42c-6fe2-441c-8c8c-71466251a162

View revisions

Also available in: Atom