Revision c983fe6c
ID | c983fe6cf199f919e1d9b24c86167e46ac20d8b8 |
target-arm: Convert cp15 c3 register
Convert the cp15 c3 register (MMU domain access control
or MPU write buffer control). NB that this is horribly
underdecoded for modern cores (should be crn=3,crm=0,
opc1=0,opc2=0) but this change preserves the existing
QEMU behaviour.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Files
- added
- modified
- copied
- renamed
- deleted