root / hw / mips_r4k.c @ ca20cf32
History | View | Annotate | Download (8.6 kB)
1 |
/*
|
---|---|
2 |
* QEMU/MIPS pseudo-board
|
3 |
*
|
4 |
* emulates a simple machine with ISA-like bus.
|
5 |
* ISA IO space mapped to the 0x14000000 (PHYS) and
|
6 |
* ISA memory at the 0x10000000 (PHYS, 16Mb in size).
|
7 |
* All peripherial devices are attached to this "bus" with
|
8 |
* the standard PC ISA addresses.
|
9 |
*/
|
10 |
#include "hw.h" |
11 |
#include "mips.h" |
12 |
#include "pc.h" |
13 |
#include "isa.h" |
14 |
#include "net.h" |
15 |
#include "sysemu.h" |
16 |
#include "boards.h" |
17 |
#include "flash.h" |
18 |
#include "qemu-log.h" |
19 |
#include "mips-bios.h" |
20 |
#include "ide.h" |
21 |
#include "loader.h" |
22 |
#include "elf.h" |
23 |
|
24 |
#define PHYS_TO_VIRT(x) ((x) | ~(target_ulong)0x7fffffff) |
25 |
|
26 |
#define VIRT_TO_PHYS_ADDEND (-((int64_t)(int32_t)0x80000000)) |
27 |
|
28 |
#define MAX_IDE_BUS 2 |
29 |
|
30 |
static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
31 |
static const int ide_iobase2[2] = { 0x3f6, 0x376 }; |
32 |
static const int ide_irq[2] = { 14, 15 }; |
33 |
|
34 |
static int serial_io[MAX_SERIAL_PORTS] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8 }; |
35 |
static int serial_irq[MAX_SERIAL_PORTS] = { 4, 3, 4, 3 }; |
36 |
|
37 |
static PITState *pit; /* PIT i8254 */ |
38 |
|
39 |
/* i8254 PIT is attached to the IRQ0 at PIC i8259 */
|
40 |
|
41 |
static struct _loaderparams { |
42 |
int ram_size;
|
43 |
const char *kernel_filename; |
44 |
const char *kernel_cmdline; |
45 |
const char *initrd_filename; |
46 |
} loaderparams; |
47 |
|
48 |
static void mips_qemu_writel (void *opaque, target_phys_addr_t addr, |
49 |
uint32_t val) |
50 |
{ |
51 |
if ((addr & 0xffff) == 0 && val == 42) |
52 |
qemu_system_reset_request (); |
53 |
else if ((addr & 0xffff) == 4 && val == 42) |
54 |
qemu_system_shutdown_request (); |
55 |
} |
56 |
|
57 |
static uint32_t mips_qemu_readl (void *opaque, target_phys_addr_t addr) |
58 |
{ |
59 |
return 0; |
60 |
} |
61 |
|
62 |
static CPUWriteMemoryFunc * const mips_qemu_write[] = { |
63 |
&mips_qemu_writel, |
64 |
&mips_qemu_writel, |
65 |
&mips_qemu_writel, |
66 |
}; |
67 |
|
68 |
static CPUReadMemoryFunc * const mips_qemu_read[] = { |
69 |
&mips_qemu_readl, |
70 |
&mips_qemu_readl, |
71 |
&mips_qemu_readl, |
72 |
}; |
73 |
|
74 |
static int mips_qemu_iomemtype = 0; |
75 |
|
76 |
static void load_kernel (CPUState *env) |
77 |
{ |
78 |
int64_t entry, kernel_low, kernel_high; |
79 |
long kernel_size, initrd_size;
|
80 |
ram_addr_t initrd_offset; |
81 |
int ret;
|
82 |
int big_endian;
|
83 |
|
84 |
#ifdef TARGET_WORDS_BIGENDIAN
|
85 |
big_endian = 1;
|
86 |
#else
|
87 |
big_endian = 0;
|
88 |
#endif
|
89 |
kernel_size = load_elf(loaderparams.kernel_filename, VIRT_TO_PHYS_ADDEND, |
90 |
(uint64_t *)&entry, (uint64_t *)&kernel_low, |
91 |
(uint64_t *)&kernel_high, big_endian, ELF_MACHINE, 1);
|
92 |
if (kernel_size >= 0) { |
93 |
if ((entry & ~0x7fffffffULL) == 0x80000000) |
94 |
entry = (int32_t)entry; |
95 |
env->active_tc.PC = entry; |
96 |
} else {
|
97 |
fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
98 |
loaderparams.kernel_filename); |
99 |
exit(1);
|
100 |
} |
101 |
|
102 |
/* load initrd */
|
103 |
initrd_size = 0;
|
104 |
initrd_offset = 0;
|
105 |
if (loaderparams.initrd_filename) {
|
106 |
initrd_size = get_image_size (loaderparams.initrd_filename); |
107 |
if (initrd_size > 0) { |
108 |
initrd_offset = (kernel_high + ~TARGET_PAGE_MASK) & TARGET_PAGE_MASK; |
109 |
if (initrd_offset + initrd_size > ram_size) {
|
110 |
fprintf(stderr, |
111 |
"qemu: memory too small for initial ram disk '%s'\n",
|
112 |
loaderparams.initrd_filename); |
113 |
exit(1);
|
114 |
} |
115 |
initrd_size = load_image_targphys(loaderparams.initrd_filename, |
116 |
initrd_offset, |
117 |
ram_size - initrd_offset); |
118 |
} |
119 |
if (initrd_size == (target_ulong) -1) { |
120 |
fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
121 |
loaderparams.initrd_filename); |
122 |
exit(1);
|
123 |
} |
124 |
} |
125 |
|
126 |
/* Store command line. */
|
127 |
if (initrd_size > 0) { |
128 |
char buf[64]; |
129 |
ret = snprintf(buf, 64, "rd_start=0x" TARGET_FMT_lx " rd_size=%li ", |
130 |
PHYS_TO_VIRT((uint32_t)initrd_offset), |
131 |
initrd_size); |
132 |
cpu_physical_memory_write((16 << 20) - 256, (void *)buf, 64); |
133 |
} else {
|
134 |
ret = 0;
|
135 |
} |
136 |
pstrcpy_targphys((16 << 20) - 256 + ret, 256, |
137 |
loaderparams.kernel_cmdline); |
138 |
|
139 |
stl_phys((16 << 20) - 260, 0x12345678); |
140 |
stl_phys((16 << 20) - 264, ram_size); |
141 |
} |
142 |
|
143 |
static void main_cpu_reset(void *opaque) |
144 |
{ |
145 |
CPUState *env = opaque; |
146 |
cpu_reset(env); |
147 |
|
148 |
if (loaderparams.kernel_filename)
|
149 |
load_kernel (env); |
150 |
} |
151 |
|
152 |
static const int sector_len = 32 * 1024; |
153 |
static
|
154 |
void mips_r4k_init (ram_addr_t ram_size,
|
155 |
const char *boot_device, |
156 |
const char *kernel_filename, const char *kernel_cmdline, |
157 |
const char *initrd_filename, const char *cpu_model) |
158 |
{ |
159 |
char *filename;
|
160 |
ram_addr_t ram_offset; |
161 |
ram_addr_t bios_offset; |
162 |
int bios_size;
|
163 |
CPUState *env; |
164 |
RTCState *rtc_state; |
165 |
int i;
|
166 |
qemu_irq *i8259; |
167 |
DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS]; |
168 |
DriveInfo *dinfo; |
169 |
|
170 |
/* init CPUs */
|
171 |
if (cpu_model == NULL) { |
172 |
#ifdef TARGET_MIPS64
|
173 |
cpu_model = "R4000";
|
174 |
#else
|
175 |
cpu_model = "24Kf";
|
176 |
#endif
|
177 |
} |
178 |
env = cpu_init(cpu_model); |
179 |
if (!env) {
|
180 |
fprintf(stderr, "Unable to find CPU definition\n");
|
181 |
exit(1);
|
182 |
} |
183 |
qemu_register_reset(main_cpu_reset, env); |
184 |
|
185 |
/* allocate RAM */
|
186 |
if (ram_size > (256 << 20)) { |
187 |
fprintf(stderr, |
188 |
"qemu: Too much memory for this machine: %d MB, maximum 256 MB\n",
|
189 |
((unsigned int)ram_size / (1 << 20))); |
190 |
exit(1);
|
191 |
} |
192 |
ram_offset = qemu_ram_alloc(ram_size); |
193 |
|
194 |
cpu_register_physical_memory(0, ram_size, ram_offset | IO_MEM_RAM);
|
195 |
|
196 |
if (!mips_qemu_iomemtype) {
|
197 |
mips_qemu_iomemtype = cpu_register_io_memory(mips_qemu_read, |
198 |
mips_qemu_write, NULL);
|
199 |
} |
200 |
cpu_register_physical_memory(0x1fbf0000, 0x10000, mips_qemu_iomemtype); |
201 |
|
202 |
/* Try to load a BIOS image. If this fails, we continue regardless,
|
203 |
but initialize the hardware ourselves. When a kernel gets
|
204 |
preloaded we also initialize the hardware, since the BIOS wasn't
|
205 |
run. */
|
206 |
if (bios_name == NULL) |
207 |
bios_name = BIOS_FILENAME; |
208 |
filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
209 |
if (filename) {
|
210 |
bios_size = get_image_size(filename); |
211 |
} else {
|
212 |
bios_size = -1;
|
213 |
} |
214 |
if ((bios_size > 0) && (bios_size <= BIOS_SIZE)) { |
215 |
bios_offset = qemu_ram_alloc(BIOS_SIZE); |
216 |
cpu_register_physical_memory(0x1fc00000, BIOS_SIZE,
|
217 |
bios_offset | IO_MEM_ROM); |
218 |
|
219 |
load_image_targphys(filename, 0x1fc00000, BIOS_SIZE);
|
220 |
} else if ((dinfo = drive_get(IF_PFLASH, 0, 0)) != NULL) { |
221 |
uint32_t mips_rom = 0x00400000;
|
222 |
bios_offset = qemu_ram_alloc(mips_rom); |
223 |
if (!pflash_cfi01_register(0x1fc00000, bios_offset, |
224 |
dinfo->bdrv, sector_len, mips_rom / sector_len, |
225 |
4, 0, 0, 0, 0)) { |
226 |
fprintf(stderr, "qemu: Error registering flash memory.\n");
|
227 |
} |
228 |
} |
229 |
else {
|
230 |
/* not fatal */
|
231 |
fprintf(stderr, "qemu: Warning, could not load MIPS bios '%s'\n",
|
232 |
bios_name); |
233 |
} |
234 |
if (filename) {
|
235 |
qemu_free(filename); |
236 |
} |
237 |
|
238 |
if (kernel_filename) {
|
239 |
loaderparams.ram_size = ram_size; |
240 |
loaderparams.kernel_filename = kernel_filename; |
241 |
loaderparams.kernel_cmdline = kernel_cmdline; |
242 |
loaderparams.initrd_filename = initrd_filename; |
243 |
load_kernel (env); |
244 |
} |
245 |
|
246 |
/* Init CPU internal devices */
|
247 |
cpu_mips_irq_init_cpu(env); |
248 |
cpu_mips_clock_init(env); |
249 |
|
250 |
/* The PIC is attached to the MIPS CPU INT0 pin */
|
251 |
i8259 = i8259_init(env->irq[2]);
|
252 |
isa_bus_new(NULL);
|
253 |
isa_bus_irqs(i8259); |
254 |
|
255 |
rtc_state = rtc_init(2000);
|
256 |
|
257 |
/* Register 64 KB of ISA IO space at 0x14000000 */
|
258 |
isa_mmio_init(0x14000000, 0x00010000); |
259 |
isa_mem_base = 0x10000000;
|
260 |
|
261 |
pit = pit_init(0x40, i8259[0]); |
262 |
|
263 |
for(i = 0; i < MAX_SERIAL_PORTS; i++) { |
264 |
if (serial_hds[i]) {
|
265 |
serial_init(serial_io[i], i8259[serial_irq[i]], 115200,
|
266 |
serial_hds[i]); |
267 |
} |
268 |
} |
269 |
|
270 |
isa_vga_init(); |
271 |
|
272 |
if (nd_table[0].vlan) |
273 |
isa_ne2000_init(0x300, 9, &nd_table[0]); |
274 |
|
275 |
if (drive_get_max_bus(IF_IDE) >= MAX_IDE_BUS) {
|
276 |
fprintf(stderr, "qemu: too many IDE bus\n");
|
277 |
exit(1);
|
278 |
} |
279 |
|
280 |
for(i = 0; i < MAX_IDE_BUS * MAX_IDE_DEVS; i++) { |
281 |
hd[i] = drive_get(IF_IDE, i / MAX_IDE_DEVS, i % MAX_IDE_DEVS); |
282 |
} |
283 |
|
284 |
for(i = 0; i < MAX_IDE_BUS; i++) |
285 |
isa_ide_init(ide_iobase[i], ide_iobase2[i], ide_irq[i], |
286 |
hd[MAX_IDE_DEVS * i], |
287 |
hd[MAX_IDE_DEVS * i + 1]);
|
288 |
|
289 |
isa_create_simple("i8042");
|
290 |
} |
291 |
|
292 |
static QEMUMachine mips_machine = {
|
293 |
.name = "mips",
|
294 |
.desc = "mips r4k platform",
|
295 |
.init = mips_r4k_init, |
296 |
}; |
297 |
|
298 |
static void mips_machine_init(void) |
299 |
{ |
300 |
qemu_register_machine(&mips_machine); |
301 |
} |
302 |
|
303 |
machine_init(mips_machine_init); |