Revision cb2dbfc3 target-ppc/cpu.h
| b/target-ppc/cpu.h | ||
|---|---|---|
| 579 | 579 |
/* floating point status and control register */ |
| 580 | 580 |
uint32_t fpscr; |
| 581 | 581 |
|
| 582 |
CPU_COMMON |
|
| 582 |
/* Next instruction pointer */ |
|
| 583 |
target_ulong nip; |
|
| 583 | 584 |
|
| 584 | 585 |
int access_type; /* when a memory exception occurs, the access |
| 585 | 586 |
type is stored here */ |
| 586 | 587 |
|
| 588 |
CPU_COMMON |
|
| 589 |
|
|
| 587 | 590 |
/* MMU context - only relevant for full system emulation */ |
| 588 | 591 |
#if !defined(CONFIG_USER_ONLY) |
| 589 | 592 |
#if defined(TARGET_PPC64) |
| ... | ... | |
| 663 | 666 |
#endif |
| 664 | 667 |
|
| 665 | 668 |
/* Those resources are used only during code translation */ |
| 666 |
/* Next instruction pointer */ |
|
| 667 |
target_ulong nip; |
|
| 668 |
|
|
| 669 | 669 |
/* opcode handlers */ |
| 670 | 670 |
opc_handler_t *opcodes[0x40]; |
| 671 | 671 |
|
Also available in: Unified diff