root / cpu-common.h @ cd19cfa2
History | View | Annotate | Download (5.7 kB)
1 | 1ad2134f | Paul Brook | #ifndef CPU_COMMON_H
|
---|---|---|---|
2 | 1ad2134f | Paul Brook | #define CPU_COMMON_H 1 |
3 | 1ad2134f | Paul Brook | |
4 | 1ad2134f | Paul Brook | /* CPU interfaces that are target indpendent. */
|
5 | 1ad2134f | Paul Brook | |
6 | 477ba620 | Aurelien Jarno | #if defined(__arm__) || defined(__sparc__) || defined(__mips__) || defined(__hppa__) || defined(__ia64__)
|
7 | 1ad2134f | Paul Brook | #define WORDS_ALIGNED
|
8 | 1ad2134f | Paul Brook | #endif
|
9 | 1ad2134f | Paul Brook | |
10 | 37b76cfd | Paolo Bonzini | #ifdef TARGET_PHYS_ADDR_BITS
|
11 | 37b76cfd | Paolo Bonzini | #include "targphys.h" |
12 | 37b76cfd | Paolo Bonzini | #endif
|
13 | 37b76cfd | Paolo Bonzini | |
14 | 37b76cfd | Paolo Bonzini | #ifndef NEED_CPU_H
|
15 | 37b76cfd | Paolo Bonzini | #include "poison.h" |
16 | 37b76cfd | Paolo Bonzini | #endif
|
17 | 37b76cfd | Paolo Bonzini | |
18 | 1ad2134f | Paul Brook | #include "bswap.h" |
19 | f6f3fbca | Michael S. Tsirkin | #include "qemu-queue.h" |
20 | 1ad2134f | Paul Brook | |
21 | b3755a91 | Paul Brook | #if !defined(CONFIG_USER_ONLY)
|
22 | b3755a91 | Paul Brook | |
23 | dd310534 | Alexander Graf | enum device_endian {
|
24 | dd310534 | Alexander Graf | DEVICE_NATIVE_ENDIAN, |
25 | dd310534 | Alexander Graf | DEVICE_BIG_ENDIAN, |
26 | dd310534 | Alexander Graf | DEVICE_LITTLE_ENDIAN, |
27 | dd310534 | Alexander Graf | }; |
28 | dd310534 | Alexander Graf | |
29 | 1ad2134f | Paul Brook | /* address in the RAM (different from a physical address) */
|
30 | c227f099 | Anthony Liguori | typedef unsigned long ram_addr_t; |
31 | 1ad2134f | Paul Brook | |
32 | 1ad2134f | Paul Brook | /* memory API */
|
33 | 1ad2134f | Paul Brook | |
34 | c227f099 | Anthony Liguori | typedef void CPUWriteMemoryFunc(void *opaque, target_phys_addr_t addr, uint32_t value); |
35 | c227f099 | Anthony Liguori | typedef uint32_t CPUReadMemoryFunc(void *opaque, target_phys_addr_t addr); |
36 | 1ad2134f | Paul Brook | |
37 | c227f099 | Anthony Liguori | void cpu_register_physical_memory_offset(target_phys_addr_t start_addr,
|
38 | c227f099 | Anthony Liguori | ram_addr_t size, |
39 | c227f099 | Anthony Liguori | ram_addr_t phys_offset, |
40 | c227f099 | Anthony Liguori | ram_addr_t region_offset); |
41 | c227f099 | Anthony Liguori | static inline void cpu_register_physical_memory(target_phys_addr_t start_addr, |
42 | c227f099 | Anthony Liguori | ram_addr_t size, |
43 | c227f099 | Anthony Liguori | ram_addr_t phys_offset) |
44 | 1ad2134f | Paul Brook | { |
45 | 1ad2134f | Paul Brook | cpu_register_physical_memory_offset(start_addr, size, phys_offset, 0);
|
46 | 1ad2134f | Paul Brook | } |
47 | 1ad2134f | Paul Brook | |
48 | c227f099 | Anthony Liguori | ram_addr_t cpu_get_physical_page_desc(target_phys_addr_t addr); |
49 | 84b89d78 | Cam Macdonell | ram_addr_t qemu_ram_alloc_from_ptr(DeviceState *dev, const char *name, |
50 | 84b89d78 | Cam Macdonell | ram_addr_t size, void *host);
|
51 | 1724f049 | Alex Williamson | ram_addr_t qemu_ram_alloc(DeviceState *dev, const char *name, ram_addr_t size); |
52 | c227f099 | Anthony Liguori | void qemu_ram_free(ram_addr_t addr);
|
53 | cd19cfa2 | Huang Ying | void qemu_ram_remap(ram_addr_t addr, ram_addr_t length);
|
54 | 1ad2134f | Paul Brook | /* This should only be used for ram local to a device. */
|
55 | c227f099 | Anthony Liguori | void *qemu_get_ram_ptr(ram_addr_t addr);
|
56 | b2e0a138 | Michael S. Tsirkin | /* Same but slower, to use for migration, where the order of
|
57 | b2e0a138 | Michael S. Tsirkin | * RAMBlocks must not change. */
|
58 | b2e0a138 | Michael S. Tsirkin | void *qemu_safe_ram_ptr(ram_addr_t addr);
|
59 | 1ad2134f | Paul Brook | /* This should not be used by devices. */
|
60 | e890261f | Marcelo Tosatti | int qemu_ram_addr_from_host(void *ptr, ram_addr_t *ram_addr); |
61 | e890261f | Marcelo Tosatti | ram_addr_t qemu_ram_addr_from_host_nofail(void *ptr);
|
62 | 1ad2134f | Paul Brook | |
63 | d60efc6b | Blue Swirl | int cpu_register_io_memory(CPUReadMemoryFunc * const *mem_read, |
64 | d60efc6b | Blue Swirl | CPUWriteMemoryFunc * const *mem_write,
|
65 | dd310534 | Alexander Graf | void *opaque, enum device_endian endian); |
66 | 1ad2134f | Paul Brook | void cpu_unregister_io_memory(int table_address); |
67 | 1ad2134f | Paul Brook | |
68 | c227f099 | Anthony Liguori | void cpu_physical_memory_rw(target_phys_addr_t addr, uint8_t *buf,
|
69 | 1ad2134f | Paul Brook | int len, int is_write); |
70 | c227f099 | Anthony Liguori | static inline void cpu_physical_memory_read(target_phys_addr_t addr, |
71 | 1ad2134f | Paul Brook | uint8_t *buf, int len)
|
72 | 1ad2134f | Paul Brook | { |
73 | 1ad2134f | Paul Brook | cpu_physical_memory_rw(addr, buf, len, 0);
|
74 | 1ad2134f | Paul Brook | } |
75 | c227f099 | Anthony Liguori | static inline void cpu_physical_memory_write(target_phys_addr_t addr, |
76 | 1ad2134f | Paul Brook | const uint8_t *buf, int len) |
77 | 1ad2134f | Paul Brook | { |
78 | 1ad2134f | Paul Brook | cpu_physical_memory_rw(addr, (uint8_t *)buf, len, 1);
|
79 | 1ad2134f | Paul Brook | } |
80 | c227f099 | Anthony Liguori | void *cpu_physical_memory_map(target_phys_addr_t addr,
|
81 | c227f099 | Anthony Liguori | target_phys_addr_t *plen, |
82 | 1ad2134f | Paul Brook | int is_write);
|
83 | c227f099 | Anthony Liguori | void cpu_physical_memory_unmap(void *buffer, target_phys_addr_t len, |
84 | c227f099 | Anthony Liguori | int is_write, target_phys_addr_t access_len);
|
85 | 1ad2134f | Paul Brook | void *cpu_register_map_client(void *opaque, void (*callback)(void *opaque)); |
86 | 1ad2134f | Paul Brook | void cpu_unregister_map_client(void *cookie); |
87 | 1ad2134f | Paul Brook | |
88 | f6f3fbca | Michael S. Tsirkin | struct CPUPhysMemoryClient;
|
89 | f6f3fbca | Michael S. Tsirkin | typedef struct CPUPhysMemoryClient CPUPhysMemoryClient; |
90 | f6f3fbca | Michael S. Tsirkin | struct CPUPhysMemoryClient {
|
91 | f6f3fbca | Michael S. Tsirkin | void (*set_memory)(struct CPUPhysMemoryClient *client, |
92 | f6f3fbca | Michael S. Tsirkin | target_phys_addr_t start_addr, |
93 | f6f3fbca | Michael S. Tsirkin | ram_addr_t size, |
94 | f6f3fbca | Michael S. Tsirkin | ram_addr_t phys_offset); |
95 | f6f3fbca | Michael S. Tsirkin | int (*sync_dirty_bitmap)(struct CPUPhysMemoryClient *client, |
96 | f6f3fbca | Michael S. Tsirkin | target_phys_addr_t start_addr, |
97 | f6f3fbca | Michael S. Tsirkin | target_phys_addr_t end_addr); |
98 | f6f3fbca | Michael S. Tsirkin | int (*migration_log)(struct CPUPhysMemoryClient *client, |
99 | f6f3fbca | Michael S. Tsirkin | int enable);
|
100 | e5896b12 | Anthony PERARD | int (*log_start)(struct CPUPhysMemoryClient *client, |
101 | e5896b12 | Anthony PERARD | target_phys_addr_t phys_addr, ram_addr_t size); |
102 | e5896b12 | Anthony PERARD | int (*log_stop)(struct CPUPhysMemoryClient *client, |
103 | e5896b12 | Anthony PERARD | target_phys_addr_t phys_addr, ram_addr_t size); |
104 | f6f3fbca | Michael S. Tsirkin | QLIST_ENTRY(CPUPhysMemoryClient) list; |
105 | f6f3fbca | Michael S. Tsirkin | }; |
106 | f6f3fbca | Michael S. Tsirkin | |
107 | f6f3fbca | Michael S. Tsirkin | void cpu_register_phys_memory_client(CPUPhysMemoryClient *);
|
108 | f6f3fbca | Michael S. Tsirkin | void cpu_unregister_phys_memory_client(CPUPhysMemoryClient *);
|
109 | f6f3fbca | Michael S. Tsirkin | |
110 | 6842a08e | Blue Swirl | /* Coalesced MMIO regions are areas where write operations can be reordered.
|
111 | 6842a08e | Blue Swirl | * This usually implies that write operations are side-effect free. This allows
|
112 | 6842a08e | Blue Swirl | * batching which can make a major impact on performance when using
|
113 | 6842a08e | Blue Swirl | * virtualization.
|
114 | 6842a08e | Blue Swirl | */
|
115 | 6842a08e | Blue Swirl | void qemu_register_coalesced_mmio(target_phys_addr_t addr, ram_addr_t size);
|
116 | 6842a08e | Blue Swirl | |
117 | 6842a08e | Blue Swirl | void qemu_unregister_coalesced_mmio(target_phys_addr_t addr, ram_addr_t size);
|
118 | 6842a08e | Blue Swirl | |
119 | 6842a08e | Blue Swirl | void qemu_flush_coalesced_mmio_buffer(void); |
120 | 6842a08e | Blue Swirl | |
121 | c227f099 | Anthony Liguori | uint32_t ldub_phys(target_phys_addr_t addr); |
122 | c227f099 | Anthony Liguori | uint32_t lduw_phys(target_phys_addr_t addr); |
123 | c227f099 | Anthony Liguori | uint32_t ldl_phys(target_phys_addr_t addr); |
124 | c227f099 | Anthony Liguori | uint64_t ldq_phys(target_phys_addr_t addr); |
125 | c227f099 | Anthony Liguori | void stl_phys_notdirty(target_phys_addr_t addr, uint32_t val);
|
126 | c227f099 | Anthony Liguori | void stq_phys_notdirty(target_phys_addr_t addr, uint64_t val);
|
127 | c227f099 | Anthony Liguori | void stb_phys(target_phys_addr_t addr, uint32_t val);
|
128 | c227f099 | Anthony Liguori | void stw_phys(target_phys_addr_t addr, uint32_t val);
|
129 | c227f099 | Anthony Liguori | void stl_phys(target_phys_addr_t addr, uint32_t val);
|
130 | c227f099 | Anthony Liguori | void stq_phys(target_phys_addr_t addr, uint64_t val);
|
131 | c227f099 | Anthony Liguori | |
132 | c227f099 | Anthony Liguori | void cpu_physical_memory_write_rom(target_phys_addr_t addr,
|
133 | 1ad2134f | Paul Brook | const uint8_t *buf, int len); |
134 | 1ad2134f | Paul Brook | |
135 | 1ad2134f | Paul Brook | #define IO_MEM_SHIFT 3 |
136 | 1ad2134f | Paul Brook | |
137 | 1ad2134f | Paul Brook | #define IO_MEM_RAM (0 << IO_MEM_SHIFT) /* hardcoded offset */ |
138 | 1ad2134f | Paul Brook | #define IO_MEM_ROM (1 << IO_MEM_SHIFT) /* hardcoded offset */ |
139 | 1ad2134f | Paul Brook | #define IO_MEM_UNASSIGNED (2 << IO_MEM_SHIFT) |
140 | 1ad2134f | Paul Brook | #define IO_MEM_NOTDIRTY (3 << IO_MEM_SHIFT) |
141 | 1ad2134f | Paul Brook | |
142 | 1ad2134f | Paul Brook | /* Acts like a ROM when read and like a device when written. */
|
143 | 1ad2134f | Paul Brook | #define IO_MEM_ROMD (1) |
144 | 1ad2134f | Paul Brook | #define IO_MEM_SUBPAGE (2) |
145 | 1ad2134f | Paul Brook | |
146 | b3755a91 | Paul Brook | #endif
|
147 | b3755a91 | Paul Brook | |
148 | 1ad2134f | Paul Brook | #endif /* !CPU_COMMON_H */ |