Revision ce5232c5 target-mips/cpu.h

b/target-mips/cpu.h
449 449 
    target_ulong btarget;        /* Jump / branch target               */
450 450 
    int bcond;                   /* Branch condition (if needed)       */
451 451 

  		





  452
  
  
    
    int halted; /* TRUE if the CPU is in suspend state */


  		





  453
  
  
    

  		





  454
  452
  
    
    int SYNCI_Step; /* Address step size for SYNCI */


  		





  455
  453
  
    
    int CCRes; /* Cycle count resolution/divisor */


  		





  456
  454
  
    
    uint32_t CP0_Status_rw_bitmask; /* Read/write bits in CP0_Status */


  		












Also available in:
  Unified diff