Revision ceecf1d1 hw/omap1.c

b/hw/omap1.c
1988 1988
    s->fclk = fclk;
1989 1989
    s->irq = irq;
1990 1990
    s->serial = serial_mm_init(base, 2, irq, omap_clk_getrate(fclk)/16,
1991
                               chr ?: qemu_chr_open("null", "null"), 1);
1991
                               chr ?: qemu_chr_open("null", "null", NULL), 1);
1992 1992

  
1993 1993
    return s;
1994 1994
}
......
2104 2104
    /* TODO: Should reuse or destroy current s->serial */
2105 2105
    s->serial = serial_mm_init(s->base, 2, s->irq,
2106 2106
                    omap_clk_getrate(s->fclk) / 16,
2107
                    chr ?: qemu_chr_open("null", "null"), 1);
2107
                    chr ?: qemu_chr_open("null", "null", NULL), 1);
2108 2108
}
2109 2109

  
2110 2110
/* MPU Clock/Reset/Power Mode Control */

Also available in: Unified diff