Revision d0dfae6e target-ppc/cpu.h
b/target-ppc/cpu.h | ||
---|---|---|
393 | 393 |
/* CPU run-time flags (MMU and exception model) */ |
394 | 394 |
enum { |
395 | 395 |
/* MMU model */ |
396 |
PPC_FLAGS_MMU_MASK = 0x0000000F,
|
|
396 |
PPC_FLAGS_MMU_MASK = 0x000000FF,
|
|
397 | 397 |
/* Standard 32 bits PowerPC MMU */ |
398 |
PPC_FLAGS_MMU_32B = 0x00000000, |
|
398 |
PPC_FLAGS_MMU_32B = 0x00000000,
|
|
399 | 399 |
/* Standard 64 bits PowerPC MMU */ |
400 |
PPC_FLAGS_MMU_64B = 0x00000001, |
|
400 |
PPC_FLAGS_MMU_64B = 0x00000001,
|
|
401 | 401 |
/* PowerPC 601 MMU */ |
402 |
PPC_FLAGS_MMU_601 = 0x00000002, |
|
402 |
PPC_FLAGS_MMU_601 = 0x00000002,
|
|
403 | 403 |
/* PowerPC 6xx MMU with software TLB */ |
404 |
PPC_FLAGS_MMU_SOFT_6xx = 0x00000003, |
|
404 |
PPC_FLAGS_MMU_SOFT_6xx = 0x00000003,
|
|
405 | 405 |
/* PowerPC 4xx MMU with software TLB */ |
406 |
PPC_FLAGS_MMU_SOFT_4xx = 0x00000004, |
|
406 |
PPC_FLAGS_MMU_SOFT_4xx = 0x00000004,
|
|
407 | 407 |
/* PowerPC 403 MMU */ |
408 |
PPC_FLAGS_MMU_403 = 0x00000005, |
|
409 |
/* Freescale e500 MMU model */
|
|
410 |
PPC_FLAGS_MMU_e500 = 0x00000006,
|
|
408 |
PPC_FLAGS_MMU_403 = 0x00000005,
|
|
409 |
/* BookE FSL MMU model */
|
|
410 |
PPC_FLAGS_MMU_BOOKE_FSL = 0x00000006,
|
|
411 | 411 |
/* BookE MMU model */ |
412 |
PPC_FLAGS_MMU_BOOKE = 0x00000007, |
|
412 |
PPC_FLAGS_MMU_BOOKE = 0x00000007, |
|
413 |
/* 64 bits "bridge" PowerPC MMU */ |
|
414 |
PPC_FLAGS_MMU_64BRIDGE = 0x00000008, |
|
413 | 415 |
/* Exception model */ |
414 |
PPC_FLAGS_EXCP_MASK = 0x000000F0,
|
|
416 |
PPC_FLAGS_EXCP_MASK = 0x0000FF00,
|
|
415 | 417 |
/* Standard PowerPC exception model */ |
416 |
PPC_FLAGS_EXCP_STD = 0x00000000, |
|
418 |
PPC_FLAGS_EXCP_STD = 0x00000000,
|
|
417 | 419 |
/* PowerPC 40x exception model */ |
418 |
PPC_FLAGS_EXCP_40x = 0x00000010,
|
|
420 |
PPC_FLAGS_EXCP_40x = 0x00000100,
|
|
419 | 421 |
/* PowerPC 601 exception model */ |
420 |
PPC_FLAGS_EXCP_601 = 0x00000020,
|
|
422 |
PPC_FLAGS_EXCP_601 = 0x00000200,
|
|
421 | 423 |
/* PowerPC 602 exception model */ |
422 |
PPC_FLAGS_EXCP_602 = 0x00000030,
|
|
424 |
PPC_FLAGS_EXCP_602 = 0x00000300,
|
|
423 | 425 |
/* PowerPC 603 exception model */ |
424 |
PPC_FLAGS_EXCP_603 = 0x00000040,
|
|
426 |
PPC_FLAGS_EXCP_603 = 0x00000400,
|
|
425 | 427 |
/* PowerPC 604 exception model */ |
426 |
PPC_FLAGS_EXCP_604 = 0x00000050,
|
|
428 |
PPC_FLAGS_EXCP_604 = 0x00000500,
|
|
427 | 429 |
/* PowerPC 7x0 exception model */ |
428 |
PPC_FLAGS_EXCP_7x0 = 0x00000060,
|
|
430 |
PPC_FLAGS_EXCP_7x0 = 0x00000600,
|
|
429 | 431 |
/* PowerPC 7x5 exception model */ |
430 |
PPC_FLAGS_EXCP_7x5 = 0x00000070,
|
|
432 |
PPC_FLAGS_EXCP_7x5 = 0x00000700,
|
|
431 | 433 |
/* PowerPC 74xx exception model */ |
432 |
PPC_FLAGS_EXCP_74xx = 0x00000080,
|
|
434 |
PPC_FLAGS_EXCP_74xx = 0x00000800,
|
|
433 | 435 |
/* PowerPC 970 exception model */ |
434 |
PPC_FLAGS_EXCP_970 = 0x00000090,
|
|
436 |
PPC_FLAGS_EXCP_970 = 0x00000900,
|
|
435 | 437 |
/* BookE exception model */ |
436 |
PPC_FLAGS_EXCP_BOOKE = 0x000000A0, |
|
438 |
PPC_FLAGS_EXCP_BOOKE = 0x00000A00, |
|
439 |
/* Input pins model */ |
|
440 |
PPC_FLAGS_INPUT_MASK = 0x000F0000, |
|
441 |
PPC_FLAGS_INPUT_6xx = 0x00000000, |
|
442 |
PPC_FLAGS_INPUT_BookE = 0x00010000, |
|
443 |
PPC_FLAGS_INPUT_40x = 0x00020000, |
|
444 |
PPC_FLAGS_INPUT_970 = 0x00030000, |
|
437 | 445 |
}; |
438 | 446 |
|
439 | 447 |
#define PPC_MMU(env) (env->flags & PPC_FLAGS_MMU_MASK) |
440 | 448 |
#define PPC_EXCP(env) (env->flags & PPC_FLAGS_EXCP_MASK) |
449 |
#define PPC_INPUT(env) (env->flags & PPC_FLAGS_INPUT_MASK) |
|
441 | 450 |
|
442 | 451 |
/*****************************************************************************/ |
443 | 452 |
/* Supported instruction set definitions */ |
... | ... | |
454 | 463 |
#define PPC_INSNS_403 (PPC_INSNS_EMB | PPC_MEM_SYNC | PPC_MEM_EIEIO | \ |
455 | 464 |
PPC_MEM_TLBIA | PPC_4xx_COMMON | PPC_40x_EXCP | \ |
456 | 465 |
PPC_40x_SPEC) |
457 |
#define PPC_FLAGS_403 (PPC_FLAGS_MMU_403 | PPC_FLAGS_EXCP_40x) |
|
466 |
#define PPC_FLAGS_403 (PPC_FLAGS_MMU_403 | PPC_FLAGS_EXCP_40x | \ |
|
467 |
PPC_FLAGS_INPUT_40x) |
|
458 | 468 |
/* PowerPC 405 */ |
459 | 469 |
#define PPC_INSNS_405 (PPC_INSNS_EMB | PPC_MEM_SYNC | PPC_MEM_EIEIO | \ |
460 | 470 |
PPC_CACHE_OPT | PPC_MEM_TLBIA | PPC_TB | \ |
461 | 471 |
PPC_4xx_COMMON | PPC_40x_SPEC | PPC_40x_EXCP | \ |
462 | 472 |
PPC_405_MAC) |
463 |
#define PPC_FLAGS_405 (PPC_FLAGS_MMU_SOFT_4xx | PPC_FLAGS_EXCP_40x) |
|
473 |
#define PPC_FLAGS_405 (PPC_FLAGS_MMU_SOFT_4xx | PPC_FLAGS_EXCP_40x | \ |
|
474 |
PPC_FLAGS_INPUT_40x) |
|
464 | 475 |
/* PowerPC 440 */ |
465 | 476 |
#define PPC_INSNS_440 (PPC_INSNS_EMB | PPC_CACHE_OPT | PPC_BOOKE | \ |
466 | 477 |
PPC_4xx_COMMON | PPC_405_MAC | PPC_440_SPEC) |
467 |
#define PPC_FLAGS_440 (PPC_FLAGS_MMU_BOOKE | PPC_FLAGS_EXCP_BOOKE) |
|
478 |
#define PPC_FLAGS_440 (PPC_FLAGS_MMU_BOOKE | PPC_FLAGS_EXCP_BOOKE | \ |
|
479 |
PPC_FLAGS_INPUT_BookE) |
|
468 | 480 |
/* Generic BookE PowerPC */ |
469 | 481 |
#define PPC_INSNS_BOOKE (PPC_INSNS_EMB | PPC_BOOKE | PPC_MEM_EIEIO | \ |
470 | 482 |
PPC_FLOAT | PPC_FLOAT_OPT | PPC_CACHE_OPT) |
471 |
#define PPC_FLAGS_BOOKE (PPC_FLAGS_MMU_BOOKE | PPC_FLAGS_EXCP_BOOKE) |
|
483 |
#define PPC_FLAGS_BOOKE (PPC_FLAGS_MMU_BOOKE | PPC_FLAGS_EXCP_BOOKE | \ |
|
484 |
PPC_FLAGS_INPUT_BookE) |
|
472 | 485 |
/* e500 core */ |
473 | 486 |
#define PPC_INSNS_E500 (PPC_INSNS_EMB | PPC_BOOKE | PPC_MEM_EIEIO | \ |
474 | 487 |
PPC_CACHE_OPT | PPC_E500_VECTOR) |
475 |
#define PPC_FLAGS_E500 (PPC_FLAGS_MMU_SOFT_4xx | PPC_FLAGS_EXCP_40x) |
|
488 |
#define PPC_FLAGS_E500 (PPC_FLAGS_MMU_SOFT_4xx | PPC_FLAGS_EXCP_40x | \ |
|
489 |
PPC_FLAGS_INPUT_BookE) |
|
476 | 490 |
/* Non-embedded PowerPC */ |
477 | 491 |
#define PPC_INSNS_COMMON (PPC_INSNS_BASE | PPC_FLOAT | PPC_MEM_SYNC | \ |
478 |
PPC_MEM_EIEIO | PPC_SEGMENT | PPC_MEM_TLBIE)
|
|
492 |
PPC_MEM_EIEIO | PPC_SEGMENT | PPC_MEM_TLBIE) |
|
479 | 493 |
/* PowerPC 601 */ |
480 | 494 |
#define PPC_INSNS_601 (PPC_INSNS_COMMON | PPC_EXTERN | PPC_POWER_BR) |
481 |
#define PPC_FLAGS_601 (PPC_FLAGS_MMU_601 | PPC_FLAGS_EXCP_601) |
|
495 |
#define PPC_FLAGS_601 (PPC_FLAGS_MMU_601 | PPC_FLAGS_EXCP_601 | \ |
|
496 |
PPC_FLAGS_INPUT_6xx) |
|
482 | 497 |
/* PowerPC 602 */ |
483 | 498 |
#define PPC_INSNS_602 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_6xx_TLB | \ |
484 | 499 |
PPC_MEM_TLBSYNC | PPC_TB | PPC_602_SPEC) |
485 |
#define PPC_FLAGS_602 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_602) |
|
500 |
#define PPC_FLAGS_602 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_602 | \ |
|
501 |
PPC_FLAGS_INPUT_6xx) |
|
486 | 502 |
/* PowerPC 603 */ |
487 | 503 |
#define PPC_INSNS_603 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_6xx_TLB | \ |
488 | 504 |
PPC_MEM_TLBSYNC | PPC_EXTERN | PPC_TB) |
489 |
#define PPC_FLAGS_603 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_603) |
|
505 |
#define PPC_FLAGS_603 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_603 | \ |
|
506 |
PPC_FLAGS_INPUT_6xx) |
|
490 | 507 |
/* PowerPC G2 */ |
491 | 508 |
#define PPC_INSNS_G2 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_6xx_TLB | \ |
492 | 509 |
PPC_MEM_TLBSYNC | PPC_EXTERN | PPC_TB) |
493 |
#define PPC_FLAGS_G2 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_603) |
|
510 |
#define PPC_FLAGS_G2 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_603 | \ |
|
511 |
PPC_FLAGS_INPUT_6xx) |
|
494 | 512 |
/* PowerPC 604 */ |
495 | 513 |
#define PPC_INSNS_604 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_EXTERN | \ |
496 | 514 |
PPC_MEM_TLBSYNC | PPC_TB) |
497 |
#define PPC_FLAGS_604 (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_604) |
|
515 |
#define PPC_FLAGS_604 (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_604 | \ |
|
516 |
PPC_FLAGS_INPUT_6xx) |
|
498 | 517 |
/* PowerPC 740/750 (aka G3) */ |
499 | 518 |
#define PPC_INSNS_7x0 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_EXTERN | \ |
500 | 519 |
PPC_MEM_TLBSYNC | PPC_TB) |
501 |
#define PPC_FLAGS_7x0 (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_7x0) |
|
520 |
#define PPC_FLAGS_7x0 (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_7x0 | \ |
|
521 |
PPC_FLAGS_INPUT_6xx) |
|
502 | 522 |
/* PowerPC 745/755 */ |
503 | 523 |
#define PPC_INSNS_7x5 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_EXTERN | \ |
504 | 524 |
PPC_MEM_TLBSYNC | PPC_TB | PPC_6xx_TLB) |
505 |
#define PPC_FLAGS_7x5 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_7x5) |
|
525 |
#define PPC_FLAGS_7x5 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_7x5 | \ |
|
526 |
PPC_FLAGS_INPUT_6xx) |
|
506 | 527 |
/* PowerPC 74xx (aka G4) */ |
507 | 528 |
#define PPC_INSNS_74xx (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_ALTIVEC | \ |
508 | 529 |
PPC_MEM_TLBSYNC | PPC_TB) |
509 |
#define PPC_FLAGS_74xx (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_74xx) |
|
530 |
#define PPC_FLAGS_74xx (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_74xx | \ |
|
531 |
PPC_FLAGS_INPUT_6xx) |
|
510 | 532 |
/* PowerPC 970 (aka G5) */ |
511 | 533 |
#define PPC_INSNS_970 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_FLOAT_OPT | \ |
512 | 534 |
PPC_ALTIVEC | PPC_MEM_TLBSYNC | PPC_TB | \ |
513 | 535 |
PPC_64B | PPC_64_BRIDGE | PPC_SLBI) |
514 |
#define PPC_FLAGS_970 (PPC_FLAGS_MMU_64B | PPC_FLAGS_EXCP_970) |
|
536 |
#define PPC_FLAGS_970 (PPC_FLAGS_MMU_64BRIDGE | PPC_FLAGS_EXCP_970 | \ |
|
537 |
PPC_FLAGS_INPUT_970) |
|
515 | 538 |
|
516 | 539 |
/* Default PowerPC will be 604/970 */ |
517 | 540 |
#define PPC_INSNS_PPC32 PPC_INSNS_604 |
... | ... | |
1347 | 1370 |
PPC405_INPUT_DEBUG = 6, |
1348 | 1371 |
}; |
1349 | 1372 |
|
1373 |
enum { |
|
1374 |
/* PowerPC 970 input pins */ |
|
1375 |
PPC970_INPUT_HRESET = 0, |
|
1376 |
PPC970_INPUT_SRESET = 1, |
|
1377 |
PPC970_INPUT_CKSTP = 2, |
|
1378 |
PPC970_INPUT_TBEN = 3, |
|
1379 |
PPC970_INPUT_MCP = 4, |
|
1380 |
PPC970_INPUT_INT = 5, |
|
1381 |
PPC970_INPUT_THINT = 6, |
|
1382 |
}; |
|
1383 |
|
|
1350 | 1384 |
/* Hardware exceptions definitions */ |
1351 | 1385 |
enum { |
1352 | 1386 |
/* External hardware exception sources */ |
... | ... | |
1356 | 1390 |
PPC_INTERRUPT_SMI = 3, /* System management interrupt */ |
1357 | 1391 |
PPC_INTERRUPT_CEXT = 4, /* Critical external interrupt */ |
1358 | 1392 |
PPC_INTERRUPT_DEBUG = 5, /* External debug exception */ |
1393 |
PPC_INTERRUPT_THERM = 6, /* Thermal exception */ |
|
1359 | 1394 |
/* Internal hardware exception sources */ |
1360 |
PPC_INTERRUPT_DECR = 6, /* Decrementer exception */
|
|
1361 |
PPC_INTERRUPT_HDECR = 7, /* Hypervisor decrementer exception */
|
|
1362 |
PPC_INTERRUPT_PIT = 8, /* Programmable inteval timer interrupt */
|
|
1363 |
PPC_INTERRUPT_FIT = 9, /* Fixed interval timer interrupt */
|
|
1364 |
PPC_INTERRUPT_WDT = 10, /* Watchdog timer interrupt */
|
|
1395 |
PPC_INTERRUPT_DECR = 7, /* Decrementer exception */
|
|
1396 |
PPC_INTERRUPT_HDECR = 8, /* Hypervisor decrementer exception */
|
|
1397 |
PPC_INTERRUPT_PIT = 9, /* Programmable inteval timer interrupt */
|
|
1398 |
PPC_INTERRUPT_FIT = 10, /* Fixed interval timer interrupt */
|
|
1399 |
PPC_INTERRUPT_WDT = 11, /* Watchdog timer interrupt */
|
|
1365 | 1400 |
}; |
1366 | 1401 |
|
1367 | 1402 |
/*****************************************************************************/ |
Also available in: Unified diff