Revision d4a9eb1f
b/tcg/arm/tcg-target.c | ||
---|---|---|
21 | 21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN |
22 | 22 |
* THE SOFTWARE. |
23 | 23 |
*/ |
24 |
const char *tcg_target_reg_names[TCG_TARGET_NB_REGS] = { |
|
24 |
|
|
25 |
#ifndef NDEBUG |
|
26 |
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = { |
|
25 | 27 |
"%r0", |
26 | 28 |
"%r1", |
27 | 29 |
"%r2", |
... | ... | |
38 | 40 |
"%r13", |
39 | 41 |
"%r14", |
40 | 42 |
}; |
43 |
#endif |
|
41 | 44 |
|
42 |
int tcg_target_reg_alloc_order[] = { |
|
45 |
static const int tcg_target_reg_alloc_order[] = {
|
|
43 | 46 |
TCG_REG_R0, |
44 | 47 |
TCG_REG_R1, |
45 | 48 |
TCG_REG_R2, |
... | ... | |
57 | 60 |
TCG_REG_R14, |
58 | 61 |
}; |
59 | 62 |
|
60 |
const int tcg_target_call_iarg_regs[4] = { |
|
63 |
static const int tcg_target_call_iarg_regs[4] = {
|
|
61 | 64 |
TCG_REG_R0, TCG_REG_R1, TCG_REG_R2, TCG_REG_R3 |
62 | 65 |
}; |
63 |
const int tcg_target_call_oarg_regs[2] = { |
|
66 |
static const int tcg_target_call_oarg_regs[2] = {
|
|
64 | 67 |
TCG_REG_R0, TCG_REG_R1 |
65 | 68 |
}; |
66 | 69 |
|
... | ... | |
91 | 94 |
} |
92 | 95 |
|
93 | 96 |
/* parse target specific constraints */ |
94 |
int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str) |
|
97 |
static int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
|
|
95 | 98 |
{ |
96 | 99 |
const char *ct_str; |
97 | 100 |
|
b/tcg/hppa/tcg-target.c | ||
---|---|---|
22 | 22 |
* THE SOFTWARE. |
23 | 23 |
*/ |
24 | 24 |
|
25 |
#ifndef NDEBUG |
|
25 | 26 |
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = { |
26 | 27 |
"%r0", |
27 | 28 |
"%r1", |
... | ... | |
56 | 57 |
"%sp", |
57 | 58 |
"%r31", |
58 | 59 |
}; |
60 |
#endif |
|
59 | 61 |
|
60 | 62 |
static const int tcg_target_reg_alloc_order[] = { |
61 | 63 |
TCG_REG_R4, |
... | ... | |
106 | 108 |
} |
107 | 109 |
|
108 | 110 |
/* parse target specific constraints */ |
109 |
int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str) |
|
111 |
static int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
|
|
110 | 112 |
{ |
111 | 113 |
const char *ct_str; |
112 | 114 |
|
b/tcg/i386/tcg-target.c | ||
---|---|---|
21 | 21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN |
22 | 22 |
* THE SOFTWARE. |
23 | 23 |
*/ |
24 |
const char *tcg_target_reg_names[TCG_TARGET_NB_REGS] = { |
|
24 |
|
|
25 |
#ifndef NDEBUG |
|
26 |
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = { |
|
25 | 27 |
"%eax", |
26 | 28 |
"%ecx", |
27 | 29 |
"%edx", |
... | ... | |
31 | 33 |
"%esi", |
32 | 34 |
"%edi", |
33 | 35 |
}; |
36 |
#endif |
|
34 | 37 |
|
35 |
int tcg_target_reg_alloc_order[] = { |
|
38 |
static const int tcg_target_reg_alloc_order[] = {
|
|
36 | 39 |
TCG_REG_EAX, |
37 | 40 |
TCG_REG_EDX, |
38 | 41 |
TCG_REG_ECX, |
... | ... | |
42 | 45 |
TCG_REG_EBP, |
43 | 46 |
}; |
44 | 47 |
|
45 |
const int tcg_target_call_iarg_regs[3] = { TCG_REG_EAX, TCG_REG_EDX, TCG_REG_ECX }; |
|
46 |
const int tcg_target_call_oarg_regs[2] = { TCG_REG_EAX, TCG_REG_EDX }; |
|
48 |
static const int tcg_target_call_iarg_regs[3] = { TCG_REG_EAX, TCG_REG_EDX, TCG_REG_ECX };
|
|
49 |
static const int tcg_target_call_oarg_regs[2] = { TCG_REG_EAX, TCG_REG_EDX };
|
|
47 | 50 |
|
48 | 51 |
static uint8_t *tb_ret_addr; |
49 | 52 |
|
... | ... | |
80 | 83 |
} |
81 | 84 |
|
82 | 85 |
/* parse target specific constraints */ |
83 |
int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str) |
|
86 |
static int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
|
|
84 | 87 |
{ |
85 | 88 |
const char *ct_str; |
86 | 89 |
|
b/tcg/ppc/tcg-target.c | ||
---|---|---|
39 | 39 |
#define ADDEND_OFFSET 4 |
40 | 40 |
#endif |
41 | 41 |
|
42 |
#ifndef NDEBUG |
|
42 | 43 |
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = { |
43 | 44 |
"r0", |
44 | 45 |
"r1", |
... | ... | |
73 | 74 |
"r30", |
74 | 75 |
"r31" |
75 | 76 |
}; |
77 |
#endif |
|
76 | 78 |
|
77 | 79 |
static const int tcg_target_reg_alloc_order[] = { |
78 | 80 |
TCG_REG_R14, |
b/tcg/ppc64/tcg-target.c | ||
---|---|---|
42 | 42 |
#define CMP_L (1<<21) |
43 | 43 |
#endif |
44 | 44 |
|
45 |
#ifndef NDEBUG |
|
45 | 46 |
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = { |
46 | 47 |
"r0", |
47 | 48 |
"r1", |
... | ... | |
76 | 77 |
"r30", |
77 | 78 |
"r31" |
78 | 79 |
}; |
80 |
#endif |
|
79 | 81 |
|
80 | 82 |
static const int tcg_target_reg_alloc_order[] = { |
81 | 83 |
TCG_REG_R14, |
b/tcg/sparc/tcg-target.c | ||
---|---|---|
22 | 22 |
* THE SOFTWARE. |
23 | 23 |
*/ |
24 | 24 |
|
25 |
#ifndef NDEBUG |
|
25 | 26 |
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = { |
26 | 27 |
"%g0", |
27 | 28 |
"%g1", |
... | ... | |
56 | 57 |
"%i6", |
57 | 58 |
"%i7", |
58 | 59 |
}; |
60 |
#endif |
|
59 | 61 |
|
60 | 62 |
static const int tcg_target_reg_alloc_order[] = { |
61 | 63 |
TCG_REG_L0, |
b/tcg/x86_64/tcg-target.c | ||
---|---|---|
21 | 21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN |
22 | 22 |
* THE SOFTWARE. |
23 | 23 |
*/ |
24 |
const char *tcg_target_reg_names[TCG_TARGET_NB_REGS] = { |
|
24 |
|
|
25 |
#ifndef NDEBUG |
|
26 |
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = { |
|
25 | 27 |
"%rax", |
26 | 28 |
"%rcx", |
27 | 29 |
"%rdx", |
... | ... | |
39 | 41 |
"%r14", |
40 | 42 |
"%r15", |
41 | 43 |
}; |
44 |
#endif |
|
42 | 45 |
|
43 |
int tcg_target_reg_alloc_order[] = { |
|
46 |
static const int tcg_target_reg_alloc_order[] = {
|
|
44 | 47 |
TCG_REG_RDI, |
45 | 48 |
TCG_REG_RSI, |
46 | 49 |
TCG_REG_RDX, |
... | ... | |
59 | 62 |
TCG_REG_R15, |
60 | 63 |
}; |
61 | 64 |
|
62 |
const int tcg_target_call_iarg_regs[6] = {
|
|
65 |
static const int tcg_target_call_iarg_regs[6] = {
|
|
63 | 66 |
TCG_REG_RDI, |
64 | 67 |
TCG_REG_RSI, |
65 | 68 |
TCG_REG_RDX, |
... | ... | |
68 | 71 |
TCG_REG_R9, |
69 | 72 |
}; |
70 | 73 |
|
71 |
const int tcg_target_call_oarg_regs[2] = {
|
|
74 |
static const int tcg_target_call_oarg_regs[2] = {
|
|
72 | 75 |
TCG_REG_RAX, |
73 | 76 |
TCG_REG_RDX |
74 | 77 |
}; |
Also available in: Unified diff