Revision d537cf6c hw/arm_pic.h

b/hw/arm_pic.h
14 14 
#ifndef ARM_INTERRUPT_H
15 15 
#define ARM_INTERRUPT_H 1
16 16 

  		





  17
  
  
    
/* The first element of an individual PIC state structures should


  		





  18
  
  
    
   be a pointer to the handler routine.  */


  		





  19
  
  
    
typedef void (*arm_pic_handler)(void *opaque, int irq, int level);


  		





  20
  
  
    

  		





  21
  17
  
    
/* The CPU is also modeled as an interrupt controller.  */


  		





  22
  18
  
    
#define ARM_PIC_CPU_IRQ 0


  		





  23
  19
  
    
#define ARM_PIC_CPU_FIQ 1


  		





  24
  
  
    
void *arm_pic_init_cpu(CPUState *env);


  		





  
  20
  
    
qemu_irq *arm_pic_init_cpu(CPUState *env);


  		





  25
  21
  
    

  		





  26
  22
  
    
#endif /* !ARM_INTERRUPT_H */


  		





  27
  23
  
    

  		












Also available in:
  Unified diff