Revision d537cf6c hw/heathrow_pic.c
b/hw/heathrow_pic.c | ||
---|---|---|
32 | 32 |
uint32_t level_triggered; |
33 | 33 |
} HeathrowPIC; |
34 | 34 |
|
35 |
struct HeathrowPICS { |
|
35 |
typedef struct HeathrowPICS {
|
|
36 | 36 |
HeathrowPIC pics[2]; |
37 |
}; |
|
37 |
} HeathrowPICS;
|
|
38 | 38 |
|
39 | 39 |
static inline int check_irq(HeathrowPIC *pic) |
40 | 40 |
{ |
... | ... | |
130 | 130 |
}; |
131 | 131 |
|
132 | 132 |
|
133 |
void heathrow_pic_set_irq(void *opaque, int num, int level) |
|
133 |
static void heathrow_pic_set_irq(void *opaque, int num, int level)
|
|
134 | 134 |
{ |
135 | 135 |
HeathrowPICS *s = opaque; |
136 | 136 |
HeathrowPIC *pic; |
... | ... | |
156 | 156 |
heathrow_pic_update(s); |
157 | 157 |
} |
158 | 158 |
|
159 |
HeathrowPICS *heathrow_pic_init(int *pmem_index)
|
|
159 |
qemu_irq *heathrow_pic_init(int *pmem_index)
|
|
160 | 160 |
{ |
161 | 161 |
HeathrowPICS *s; |
162 | 162 |
|
... | ... | |
164 | 164 |
s->pics[0].level_triggered = 0; |
165 | 165 |
s->pics[1].level_triggered = 0x1ff00000; |
166 | 166 |
*pmem_index = cpu_register_io_memory(0, pic_read, pic_write, s); |
167 |
return s;
|
|
167 |
return qemu_allocate_irqs(heathrow_pic_set_irq, s, 64);
|
|
168 | 168 |
} |
Also available in: Unified diff