Revision d720b93d target-i386/cpu.h
| b/target-i386/cpu.h | ||
|---|---|---|
| 22 | 22 |
|
| 23 | 23 |
#define TARGET_LONG_BITS 32 |
| 24 | 24 |
|
| 25 |
/* target supports implicit self modifying code */ |
|
| 26 |
#define TARGET_HAS_SMC |
|
| 27 |
/* support for self modifying code even if the modified instruction is |
|
| 28 |
close to the modifying instruction */ |
|
| 29 |
#define TARGET_HAS_PRECISE_SMC |
|
| 30 |
|
|
| 25 | 31 |
#include "cpu-defs.h" |
| 26 | 32 |
|
| 27 | 33 |
#if defined(__i386__) && !defined(CONFIG_SOFTMMU) |
| ... | ... | |
| 331 | 337 |
int interrupt_request; |
| 332 | 338 |
int user_mode_only; /* user mode only simulation */ |
| 333 | 339 |
|
| 334 |
/* soft mmu support */ |
|
| 335 | 340 |
uint32_t a20_mask; |
| 341 |
|
|
| 342 |
/* soft mmu support */ |
|
| 343 |
/* in order to avoid passing too many arguments to the memory |
|
| 344 |
write helpers, we store some rarely used information in the CPU |
|
| 345 |
context) */ |
|
| 346 |
unsigned long mem_write_pc; /* host pc at which the memory was |
|
| 347 |
written */ |
|
| 348 |
unsigned long mem_write_vaddr; /* target virtual addr at which the |
|
| 349 |
memory was written */ |
|
| 336 | 350 |
/* 0 = kernel, 1 = user */ |
| 337 | 351 |
CPUTLBEntry tlb_read[2][CPU_TLB_SIZE]; |
| 338 | 352 |
CPUTLBEntry tlb_write[2][CPU_TLB_SIZE]; |
| ... | ... | |
| 358 | 372 |
CPUX86State *cpu_x86_init(void); |
| 359 | 373 |
int cpu_x86_exec(CPUX86State *s); |
| 360 | 374 |
void cpu_x86_close(CPUX86State *s); |
| 361 |
int cpu_x86_get_pic_interrupt(CPUX86State *s);
|
|
| 375 |
int cpu_get_pic_interrupt(CPUX86State *s); |
|
| 362 | 376 |
|
| 363 | 377 |
/* this function must always be used to load data in the segment |
| 364 | 378 |
cache: it synchronizes the hflags with the segment cache values */ |
Also available in: Unified diff