Revision db620f46 target-i386/cpu.h
| b/target-i386/cpu.h | ||
|---|---|---|
| 145 | 145 |
#define HF_OSFXSR_SHIFT 16 /* CR4.OSFXSR */ |
| 146 | 146 |
#define HF_VM_SHIFT 17 /* must be same as eflags */ |
| 147 | 147 |
#define HF_SMM_SHIFT 19 /* CPU in SMM mode */ |
| 148 |
#define HF_GIF_SHIFT 20 /* if set CPU takes interrupts */ |
|
| 149 |
#define HF_HIF_SHIFT 21 /* shadow copy of IF_MASK when in SVM */ |
|
| 150 |
#define HF_NMI_SHIFT 22 /* CPU serving NMI */ |
|
| 151 |
#define HF_SVME_SHIFT 23 /* SVME enabled (copy of EFER.SVME) */ |
|
| 152 |
#define HF_SVMI_SHIFT 24 /* SVM intercepts are active */ |
|
| 148 |
#define HF_SVME_SHIFT 20 /* SVME enabled (copy of EFER.SVME) */ |
|
| 149 |
#define HF_SVMI_SHIFT 21 /* SVM intercepts are active */ |
|
| 153 | 150 |
|
| 154 | 151 |
#define HF_CPL_MASK (3 << HF_CPL_SHIFT) |
| 155 | 152 |
#define HF_SOFTMMU_MASK (1 << HF_SOFTMMU_SHIFT) |
| ... | ... | |
| 166 | 163 |
#define HF_CS64_MASK (1 << HF_CS64_SHIFT) |
| 167 | 164 |
#define HF_OSFXSR_MASK (1 << HF_OSFXSR_SHIFT) |
| 168 | 165 |
#define HF_SMM_MASK (1 << HF_SMM_SHIFT) |
| 169 |
#define HF_GIF_MASK (1 << HF_GIF_SHIFT) |
|
| 170 |
#define HF_HIF_MASK (1 << HF_HIF_SHIFT) |
|
| 171 |
#define HF_NMI_MASK (1 << HF_NMI_SHIFT) |
|
| 172 | 166 |
#define HF_SVME_MASK (1 << HF_SVME_SHIFT) |
| 173 | 167 |
#define HF_SVMI_MASK (1 << HF_SVMI_SHIFT) |
| 174 | 168 |
|
| 169 |
/* hflags2 */ |
|
| 170 |
|
|
| 171 |
#define HF2_GIF_SHIFT 0 /* if set CPU takes interrupts */ |
|
| 172 |
#define HF2_HIF_SHIFT 1 /* value of IF_MASK when entering SVM */ |
|
| 173 |
#define HF2_NMI_SHIFT 2 /* CPU serving NMI */ |
|
| 174 |
#define HF2_VINTR_SHIFT 3 /* value of V_INTR_MASKING bit */ |
|
| 175 |
|
|
| 176 |
#define HF2_GIF_MASK (1 << HF2_GIF_SHIFT) |
|
| 177 |
#define HF2_HIF_MASK (1 << HF2_HIF_SHIFT) |
|
| 178 |
#define HF2_NMI_MASK (1 << HF2_NMI_SHIFT) |
|
| 179 |
#define HF2_VINTR_MASK (1 << HF2_VINTR_SHIFT) |
|
| 180 |
|
|
| 175 | 181 |
#define CR0_PE_MASK (1 << 0) |
| 176 | 182 |
#define CR0_MP_MASK (1 << 1) |
| 177 | 183 |
#define CR0_EM_MASK (1 << 2) |
| ... | ... | |
| 488 | 494 |
target_ulong cc_dst; |
| 489 | 495 |
uint32_t cc_op; |
| 490 | 496 |
int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */ |
| 491 |
uint32_t hflags; /* hidden flags, see HF_xxx constants */ |
|
| 497 |
uint32_t hflags; /* TB flags, see HF_xxx constants. These flags |
|
| 498 |
are known at translation time. */ |
|
| 499 |
uint32_t hflags2; /* various other flags, see HF2_xxx constants. */ |
|
| 492 | 500 |
|
| 493 | 501 |
/* segments */ |
| 494 | 502 |
SegmentCache segs[6]; /* selector values */ |
| ... | ... | |
| 497 | 505 |
SegmentCache gdt; /* only base and limit are used */ |
| 498 | 506 |
SegmentCache idt; /* only base and limit are used */ |
| 499 | 507 |
|
| 500 |
target_ulong cr[9]; /* NOTE: cr1, cr5-7 are unused */
|
|
| 508 |
target_ulong cr[5]; /* NOTE: cr1 is unused */
|
|
| 501 | 509 |
uint64_t a20_mask; |
| 502 | 510 |
|
| 503 | 511 |
/* FPU state */ |
| ... | ... | |
| 541 | 549 |
uint16_t intercept_dr_read; |
| 542 | 550 |
uint16_t intercept_dr_write; |
| 543 | 551 |
uint32_t intercept_exceptions; |
| 552 |
uint8_t v_tpr; |
|
| 544 | 553 |
|
| 545 | 554 |
#ifdef TARGET_X86_64 |
| 546 | 555 |
target_ulong lstar; |
Also available in: Unified diff