root / linux-user / main.c @ dcfd14b3
History | View | Annotate | Download (108.9 kB)
1 | 31e31b8a | bellard | /*
|
---|---|---|---|
2 | 93ac68bc | bellard | * qemu user main
|
3 | 5fafdf24 | ths | *
|
4 | 68d0f70e | bellard | * Copyright (c) 2003-2008 Fabrice Bellard
|
5 | 31e31b8a | bellard | *
|
6 | 31e31b8a | bellard | * This program is free software; you can redistribute it and/or modify
|
7 | 31e31b8a | bellard | * it under the terms of the GNU General Public License as published by
|
8 | 31e31b8a | bellard | * the Free Software Foundation; either version 2 of the License, or
|
9 | 31e31b8a | bellard | * (at your option) any later version.
|
10 | 31e31b8a | bellard | *
|
11 | 31e31b8a | bellard | * This program is distributed in the hope that it will be useful,
|
12 | 31e31b8a | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 31e31b8a | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
14 | 31e31b8a | bellard | * GNU General Public License for more details.
|
15 | 31e31b8a | bellard | *
|
16 | 31e31b8a | bellard | * You should have received a copy of the GNU General Public License
|
17 | 8167ee88 | Blue Swirl | * along with this program; if not, see <http://www.gnu.org/licenses/>.
|
18 | 31e31b8a | bellard | */
|
19 | 31e31b8a | bellard | #include <stdlib.h> |
20 | 31e31b8a | bellard | #include <stdio.h> |
21 | 31e31b8a | bellard | #include <stdarg.h> |
22 | 04369ff2 | bellard | #include <string.h> |
23 | 31e31b8a | bellard | #include <errno.h> |
24 | 0ecfa993 | bellard | #include <unistd.h> |
25 | e441570f | balrog | #include <sys/mman.h> |
26 | edf8e2af | Mika Westerberg | #include <sys/syscall.h> |
27 | 703e0e89 | Richard Henderson | #include <sys/resource.h> |
28 | 31e31b8a | bellard | |
29 | 3ef693a0 | bellard | #include "qemu.h" |
30 | ca10f867 | aurel32 | #include "qemu-common.h" |
31 | 902b3d5c | malc | #include "cache-utils.h" |
32 | d5975363 | pbrook | /* For tb_lock */
|
33 | d5975363 | pbrook | #include "exec-all.h" |
34 | 9002ec79 | Richard Henderson | #include "tcg.h" |
35 | 29e922b6 | Blue Swirl | #include "qemu-timer.h" |
36 | 04a6dfeb | aurel32 | #include "envlist.h" |
37 | 04a6dfeb | aurel32 | |
38 | 3ef693a0 | bellard | #define DEBUG_LOGFILE "/tmp/qemu.log" |
39 | 586314f2 | bellard | |
40 | d088d664 | aurel32 | char *exec_path;
|
41 | d088d664 | aurel32 | |
42 | 1b530a6d | aurel32 | int singlestep;
|
43 | 379f6698 | Paul Brook | unsigned long mmap_min_addr; |
44 | 14f24e14 | Richard Henderson | #if defined(CONFIG_USE_GUEST_BASE)
|
45 | 379f6698 | Paul Brook | unsigned long guest_base; |
46 | 379f6698 | Paul Brook | int have_guest_base;
|
47 | 68a1c816 | Paul Brook | unsigned long reserved_va; |
48 | 379f6698 | Paul Brook | #endif
|
49 | 1b530a6d | aurel32 | |
50 | 7ee2822c | Paolo Bonzini | static const char *interp_prefix = CONFIG_QEMU_INTERP_PREFIX; |
51 | c5937220 | pbrook | const char *qemu_uname_release = CONFIG_UNAME_RELEASE; |
52 | 586314f2 | bellard | |
53 | 9de5e440 | bellard | /* XXX: on x86 MAP_GROWSDOWN only works if ESP <= address + 32, so
|
54 | 9de5e440 | bellard | we allocate a bigger stack. Need a better solution, for example
|
55 | 9de5e440 | bellard | by remapping the process stack directly at the right place */
|
56 | 703e0e89 | Richard Henderson | unsigned long guest_stack_size = 8 * 1024 * 1024UL; |
57 | 31e31b8a | bellard | |
58 | 31e31b8a | bellard | void gemu_log(const char *fmt, ...) |
59 | 31e31b8a | bellard | { |
60 | 31e31b8a | bellard | va_list ap; |
61 | 31e31b8a | bellard | |
62 | 31e31b8a | bellard | va_start(ap, fmt); |
63 | 31e31b8a | bellard | vfprintf(stderr, fmt, ap); |
64 | 31e31b8a | bellard | va_end(ap); |
65 | 31e31b8a | bellard | } |
66 | 31e31b8a | bellard | |
67 | 8fcd3692 | blueswir1 | #if defined(TARGET_I386)
|
68 | a541f297 | bellard | int cpu_get_pic_interrupt(CPUState *env)
|
69 | 92ccca6a | bellard | { |
70 | 92ccca6a | bellard | return -1; |
71 | 92ccca6a | bellard | } |
72 | 8fcd3692 | blueswir1 | #endif
|
73 | 92ccca6a | bellard | |
74 | 28ab0e2e | bellard | /* timers for rdtsc */
|
75 | 28ab0e2e | bellard | |
76 | 1dce7c3c | bellard | #if 0
|
77 | 28ab0e2e | bellard | |
78 | 28ab0e2e | bellard | static uint64_t emu_time;
|
79 | 28ab0e2e | bellard | |
80 | 28ab0e2e | bellard | int64_t cpu_get_real_ticks(void)
|
81 | 28ab0e2e | bellard | {
|
82 | 28ab0e2e | bellard | return emu_time++;
|
83 | 28ab0e2e | bellard | }
|
84 | 28ab0e2e | bellard | |
85 | 28ab0e2e | bellard | #endif
|
86 | 28ab0e2e | bellard | |
87 | 2f7bb878 | Juan Quintela | #if defined(CONFIG_USE_NPTL)
|
88 | d5975363 | pbrook | /***********************************************************/
|
89 | d5975363 | pbrook | /* Helper routines for implementing atomic operations. */
|
90 | d5975363 | pbrook | |
91 | d5975363 | pbrook | /* To implement exclusive operations we force all cpus to syncronise.
|
92 | d5975363 | pbrook | We don't require a full sync, only that no cpus are executing guest code.
|
93 | d5975363 | pbrook | The alternative is to map target atomic ops onto host equivalents,
|
94 | d5975363 | pbrook | which requires quite a lot of per host/target work. */
|
95 | c2764719 | pbrook | static pthread_mutex_t cpu_list_mutex = PTHREAD_MUTEX_INITIALIZER;
|
96 | d5975363 | pbrook | static pthread_mutex_t exclusive_lock = PTHREAD_MUTEX_INITIALIZER;
|
97 | d5975363 | pbrook | static pthread_cond_t exclusive_cond = PTHREAD_COND_INITIALIZER;
|
98 | d5975363 | pbrook | static pthread_cond_t exclusive_resume = PTHREAD_COND_INITIALIZER;
|
99 | d5975363 | pbrook | static int pending_cpus; |
100 | d5975363 | pbrook | |
101 | d5975363 | pbrook | /* Make sure everything is in a consistent state for calling fork(). */
|
102 | d5975363 | pbrook | void fork_start(void) |
103 | d5975363 | pbrook | { |
104 | d5975363 | pbrook | pthread_mutex_lock(&tb_lock); |
105 | d5975363 | pbrook | pthread_mutex_lock(&exclusive_lock); |
106 | d032d1b4 | Riku Voipio | mmap_fork_start(); |
107 | d5975363 | pbrook | } |
108 | d5975363 | pbrook | |
109 | d5975363 | pbrook | void fork_end(int child) |
110 | d5975363 | pbrook | { |
111 | d032d1b4 | Riku Voipio | mmap_fork_end(child); |
112 | d5975363 | pbrook | if (child) {
|
113 | d5975363 | pbrook | /* Child processes created by fork() only have a single thread.
|
114 | d5975363 | pbrook | Discard information about the parent threads. */
|
115 | d5975363 | pbrook | first_cpu = thread_env; |
116 | d5975363 | pbrook | thread_env->next_cpu = NULL;
|
117 | d5975363 | pbrook | pending_cpus = 0;
|
118 | d5975363 | pbrook | pthread_mutex_init(&exclusive_lock, NULL);
|
119 | c2764719 | pbrook | pthread_mutex_init(&cpu_list_mutex, NULL);
|
120 | d5975363 | pbrook | pthread_cond_init(&exclusive_cond, NULL);
|
121 | d5975363 | pbrook | pthread_cond_init(&exclusive_resume, NULL);
|
122 | d5975363 | pbrook | pthread_mutex_init(&tb_lock, NULL);
|
123 | 2b1319c8 | aurel32 | gdbserver_fork(thread_env); |
124 | d5975363 | pbrook | } else {
|
125 | d5975363 | pbrook | pthread_mutex_unlock(&exclusive_lock); |
126 | d5975363 | pbrook | pthread_mutex_unlock(&tb_lock); |
127 | d5975363 | pbrook | } |
128 | d5975363 | pbrook | } |
129 | d5975363 | pbrook | |
130 | d5975363 | pbrook | /* Wait for pending exclusive operations to complete. The exclusive lock
|
131 | d5975363 | pbrook | must be held. */
|
132 | d5975363 | pbrook | static inline void exclusive_idle(void) |
133 | d5975363 | pbrook | { |
134 | d5975363 | pbrook | while (pending_cpus) {
|
135 | d5975363 | pbrook | pthread_cond_wait(&exclusive_resume, &exclusive_lock); |
136 | d5975363 | pbrook | } |
137 | d5975363 | pbrook | } |
138 | d5975363 | pbrook | |
139 | d5975363 | pbrook | /* Start an exclusive operation.
|
140 | d5975363 | pbrook | Must only be called from outside cpu_arm_exec. */
|
141 | d5975363 | pbrook | static inline void start_exclusive(void) |
142 | d5975363 | pbrook | { |
143 | d5975363 | pbrook | CPUState *other; |
144 | d5975363 | pbrook | pthread_mutex_lock(&exclusive_lock); |
145 | d5975363 | pbrook | exclusive_idle(); |
146 | d5975363 | pbrook | |
147 | d5975363 | pbrook | pending_cpus = 1;
|
148 | d5975363 | pbrook | /* Make all other cpus stop executing. */
|
149 | d5975363 | pbrook | for (other = first_cpu; other; other = other->next_cpu) {
|
150 | d5975363 | pbrook | if (other->running) {
|
151 | d5975363 | pbrook | pending_cpus++; |
152 | 3098dba0 | aurel32 | cpu_exit(other); |
153 | d5975363 | pbrook | } |
154 | d5975363 | pbrook | } |
155 | d5975363 | pbrook | if (pending_cpus > 1) { |
156 | d5975363 | pbrook | pthread_cond_wait(&exclusive_cond, &exclusive_lock); |
157 | d5975363 | pbrook | } |
158 | d5975363 | pbrook | } |
159 | d5975363 | pbrook | |
160 | d5975363 | pbrook | /* Finish an exclusive operation. */
|
161 | d5975363 | pbrook | static inline void end_exclusive(void) |
162 | d5975363 | pbrook | { |
163 | d5975363 | pbrook | pending_cpus = 0;
|
164 | d5975363 | pbrook | pthread_cond_broadcast(&exclusive_resume); |
165 | d5975363 | pbrook | pthread_mutex_unlock(&exclusive_lock); |
166 | d5975363 | pbrook | } |
167 | d5975363 | pbrook | |
168 | d5975363 | pbrook | /* Wait for exclusive ops to finish, and begin cpu execution. */
|
169 | d5975363 | pbrook | static inline void cpu_exec_start(CPUState *env) |
170 | d5975363 | pbrook | { |
171 | d5975363 | pbrook | pthread_mutex_lock(&exclusive_lock); |
172 | d5975363 | pbrook | exclusive_idle(); |
173 | d5975363 | pbrook | env->running = 1;
|
174 | d5975363 | pbrook | pthread_mutex_unlock(&exclusive_lock); |
175 | d5975363 | pbrook | } |
176 | d5975363 | pbrook | |
177 | d5975363 | pbrook | /* Mark cpu as not executing, and release pending exclusive ops. */
|
178 | d5975363 | pbrook | static inline void cpu_exec_end(CPUState *env) |
179 | d5975363 | pbrook | { |
180 | d5975363 | pbrook | pthread_mutex_lock(&exclusive_lock); |
181 | d5975363 | pbrook | env->running = 0;
|
182 | d5975363 | pbrook | if (pending_cpus > 1) { |
183 | d5975363 | pbrook | pending_cpus--; |
184 | d5975363 | pbrook | if (pending_cpus == 1) { |
185 | d5975363 | pbrook | pthread_cond_signal(&exclusive_cond); |
186 | d5975363 | pbrook | } |
187 | d5975363 | pbrook | } |
188 | d5975363 | pbrook | exclusive_idle(); |
189 | d5975363 | pbrook | pthread_mutex_unlock(&exclusive_lock); |
190 | d5975363 | pbrook | } |
191 | c2764719 | pbrook | |
192 | c2764719 | pbrook | void cpu_list_lock(void) |
193 | c2764719 | pbrook | { |
194 | c2764719 | pbrook | pthread_mutex_lock(&cpu_list_mutex); |
195 | c2764719 | pbrook | } |
196 | c2764719 | pbrook | |
197 | c2764719 | pbrook | void cpu_list_unlock(void) |
198 | c2764719 | pbrook | { |
199 | c2764719 | pbrook | pthread_mutex_unlock(&cpu_list_mutex); |
200 | c2764719 | pbrook | } |
201 | 2f7bb878 | Juan Quintela | #else /* if !CONFIG_USE_NPTL */ |
202 | d5975363 | pbrook | /* These are no-ops because we are not threadsafe. */
|
203 | d5975363 | pbrook | static inline void cpu_exec_start(CPUState *env) |
204 | d5975363 | pbrook | { |
205 | d5975363 | pbrook | } |
206 | d5975363 | pbrook | |
207 | d5975363 | pbrook | static inline void cpu_exec_end(CPUState *env) |
208 | d5975363 | pbrook | { |
209 | d5975363 | pbrook | } |
210 | d5975363 | pbrook | |
211 | d5975363 | pbrook | static inline void start_exclusive(void) |
212 | d5975363 | pbrook | { |
213 | d5975363 | pbrook | } |
214 | d5975363 | pbrook | |
215 | d5975363 | pbrook | static inline void end_exclusive(void) |
216 | d5975363 | pbrook | { |
217 | d5975363 | pbrook | } |
218 | d5975363 | pbrook | |
219 | d5975363 | pbrook | void fork_start(void) |
220 | d5975363 | pbrook | { |
221 | d5975363 | pbrook | } |
222 | d5975363 | pbrook | |
223 | d5975363 | pbrook | void fork_end(int child) |
224 | d5975363 | pbrook | { |
225 | 2b1319c8 | aurel32 | if (child) {
|
226 | 2b1319c8 | aurel32 | gdbserver_fork(thread_env); |
227 | 2b1319c8 | aurel32 | } |
228 | d5975363 | pbrook | } |
229 | c2764719 | pbrook | |
230 | c2764719 | pbrook | void cpu_list_lock(void) |
231 | c2764719 | pbrook | { |
232 | c2764719 | pbrook | } |
233 | c2764719 | pbrook | |
234 | c2764719 | pbrook | void cpu_list_unlock(void) |
235 | c2764719 | pbrook | { |
236 | c2764719 | pbrook | } |
237 | d5975363 | pbrook | #endif
|
238 | d5975363 | pbrook | |
239 | d5975363 | pbrook | |
240 | a541f297 | bellard | #ifdef TARGET_I386
|
241 | a541f297 | bellard | /***********************************************************/
|
242 | a541f297 | bellard | /* CPUX86 core interface */
|
243 | a541f297 | bellard | |
244 | 02a1602e | bellard | void cpu_smm_update(CPUState *env)
|
245 | 02a1602e | bellard | { |
246 | 02a1602e | bellard | } |
247 | 02a1602e | bellard | |
248 | 28ab0e2e | bellard | uint64_t cpu_get_tsc(CPUX86State *env) |
249 | 28ab0e2e | bellard | { |
250 | 28ab0e2e | bellard | return cpu_get_real_ticks();
|
251 | 28ab0e2e | bellard | } |
252 | 28ab0e2e | bellard | |
253 | 5fafdf24 | ths | static void write_dt(void *ptr, unsigned long addr, unsigned long limit, |
254 | f4beb510 | bellard | int flags)
|
255 | 6dbad63e | bellard | { |
256 | f4beb510 | bellard | unsigned int e1, e2; |
257 | 53a5960a | pbrook | uint32_t *p; |
258 | 6dbad63e | bellard | e1 = (addr << 16) | (limit & 0xffff); |
259 | 6dbad63e | bellard | e2 = ((addr >> 16) & 0xff) | (addr & 0xff000000) | (limit & 0x000f0000); |
260 | f4beb510 | bellard | e2 |= flags; |
261 | 53a5960a | pbrook | p = ptr; |
262 | d538e8f5 | malc | p[0] = tswap32(e1);
|
263 | d538e8f5 | malc | p[1] = tswap32(e2);
|
264 | f4beb510 | bellard | } |
265 | f4beb510 | bellard | |
266 | e441570f | balrog | static uint64_t *idt_table;
|
267 | eb38c52c | blueswir1 | #ifdef TARGET_X86_64
|
268 | d2fd1af7 | bellard | static void set_gate64(void *ptr, unsigned int type, unsigned int dpl, |
269 | d2fd1af7 | bellard | uint64_t addr, unsigned int sel) |
270 | f4beb510 | bellard | { |
271 | 4dbc422b | bellard | uint32_t *p, e1, e2; |
272 | f4beb510 | bellard | e1 = (addr & 0xffff) | (sel << 16); |
273 | f4beb510 | bellard | e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8); |
274 | 53a5960a | pbrook | p = ptr; |
275 | 4dbc422b | bellard | p[0] = tswap32(e1);
|
276 | 4dbc422b | bellard | p[1] = tswap32(e2);
|
277 | 4dbc422b | bellard | p[2] = tswap32(addr >> 32); |
278 | 4dbc422b | bellard | p[3] = 0; |
279 | 6dbad63e | bellard | } |
280 | d2fd1af7 | bellard | /* only dpl matters as we do only user space emulation */
|
281 | d2fd1af7 | bellard | static void set_idt(int n, unsigned int dpl) |
282 | d2fd1af7 | bellard | { |
283 | d2fd1af7 | bellard | set_gate64(idt_table + n * 2, 0, dpl, 0, 0); |
284 | d2fd1af7 | bellard | } |
285 | d2fd1af7 | bellard | #else
|
286 | d2fd1af7 | bellard | static void set_gate(void *ptr, unsigned int type, unsigned int dpl, |
287 | d2fd1af7 | bellard | uint32_t addr, unsigned int sel) |
288 | d2fd1af7 | bellard | { |
289 | 4dbc422b | bellard | uint32_t *p, e1, e2; |
290 | d2fd1af7 | bellard | e1 = (addr & 0xffff) | (sel << 16); |
291 | d2fd1af7 | bellard | e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8); |
292 | d2fd1af7 | bellard | p = ptr; |
293 | 4dbc422b | bellard | p[0] = tswap32(e1);
|
294 | 4dbc422b | bellard | p[1] = tswap32(e2);
|
295 | d2fd1af7 | bellard | } |
296 | d2fd1af7 | bellard | |
297 | f4beb510 | bellard | /* only dpl matters as we do only user space emulation */
|
298 | f4beb510 | bellard | static void set_idt(int n, unsigned int dpl) |
299 | f4beb510 | bellard | { |
300 | f4beb510 | bellard | set_gate(idt_table + n, 0, dpl, 0, 0); |
301 | f4beb510 | bellard | } |
302 | d2fd1af7 | bellard | #endif
|
303 | 31e31b8a | bellard | |
304 | 89e957e7 | bellard | void cpu_loop(CPUX86State *env)
|
305 | 1b6b029e | bellard | { |
306 | bc8a22cc | bellard | int trapnr;
|
307 | 992f48a0 | blueswir1 | abi_ulong pc; |
308 | c227f099 | Anthony Liguori | target_siginfo_t info; |
309 | 851e67a1 | bellard | |
310 | 1b6b029e | bellard | for(;;) {
|
311 | bc8a22cc | bellard | trapnr = cpu_x86_exec(env); |
312 | bc8a22cc | bellard | switch(trapnr) {
|
313 | f4beb510 | bellard | case 0x80: |
314 | d2fd1af7 | bellard | /* linux syscall from int $0x80 */
|
315 | 5fafdf24 | ths | env->regs[R_EAX] = do_syscall(env, |
316 | 5fafdf24 | ths | env->regs[R_EAX], |
317 | f4beb510 | bellard | env->regs[R_EBX], |
318 | f4beb510 | bellard | env->regs[R_ECX], |
319 | f4beb510 | bellard | env->regs[R_EDX], |
320 | f4beb510 | bellard | env->regs[R_ESI], |
321 | f4beb510 | bellard | env->regs[R_EDI], |
322 | f4beb510 | bellard | env->regs[R_EBP]); |
323 | f4beb510 | bellard | break;
|
324 | d2fd1af7 | bellard | #ifndef TARGET_ABI32
|
325 | d2fd1af7 | bellard | case EXCP_SYSCALL:
|
326 | 5ba18547 | Stefan Weil | /* linux syscall from syscall instruction */
|
327 | d2fd1af7 | bellard | env->regs[R_EAX] = do_syscall(env, |
328 | d2fd1af7 | bellard | env->regs[R_EAX], |
329 | d2fd1af7 | bellard | env->regs[R_EDI], |
330 | d2fd1af7 | bellard | env->regs[R_ESI], |
331 | d2fd1af7 | bellard | env->regs[R_EDX], |
332 | d2fd1af7 | bellard | env->regs[10],
|
333 | d2fd1af7 | bellard | env->regs[8],
|
334 | d2fd1af7 | bellard | env->regs[9]);
|
335 | d2fd1af7 | bellard | env->eip = env->exception_next_eip; |
336 | d2fd1af7 | bellard | break;
|
337 | d2fd1af7 | bellard | #endif
|
338 | f4beb510 | bellard | case EXCP0B_NOSEG:
|
339 | f4beb510 | bellard | case EXCP0C_STACK:
|
340 | f4beb510 | bellard | info.si_signo = SIGBUS; |
341 | f4beb510 | bellard | info.si_errno = 0;
|
342 | f4beb510 | bellard | info.si_code = TARGET_SI_KERNEL; |
343 | f4beb510 | bellard | info._sifields._sigfault._addr = 0;
|
344 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
345 | f4beb510 | bellard | break;
|
346 | 1b6b029e | bellard | case EXCP0D_GPF:
|
347 | d2fd1af7 | bellard | /* XXX: potential problem if ABI32 */
|
348 | 84409ddb | j_mayer | #ifndef TARGET_X86_64
|
349 | 851e67a1 | bellard | if (env->eflags & VM_MASK) {
|
350 | 89e957e7 | bellard | handle_vm86_fault(env); |
351 | 84409ddb | j_mayer | } else
|
352 | 84409ddb | j_mayer | #endif
|
353 | 84409ddb | j_mayer | { |
354 | f4beb510 | bellard | info.si_signo = SIGSEGV; |
355 | f4beb510 | bellard | info.si_errno = 0;
|
356 | f4beb510 | bellard | info.si_code = TARGET_SI_KERNEL; |
357 | f4beb510 | bellard | info._sifields._sigfault._addr = 0;
|
358 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
359 | 1b6b029e | bellard | } |
360 | 1b6b029e | bellard | break;
|
361 | b689bc57 | bellard | case EXCP0E_PAGE:
|
362 | b689bc57 | bellard | info.si_signo = SIGSEGV; |
363 | b689bc57 | bellard | info.si_errno = 0;
|
364 | b689bc57 | bellard | if (!(env->error_code & 1)) |
365 | b689bc57 | bellard | info.si_code = TARGET_SEGV_MAPERR; |
366 | b689bc57 | bellard | else
|
367 | b689bc57 | bellard | info.si_code = TARGET_SEGV_ACCERR; |
368 | 970a87a6 | bellard | info._sifields._sigfault._addr = env->cr[2];
|
369 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
370 | b689bc57 | bellard | break;
|
371 | 9de5e440 | bellard | case EXCP00_DIVZ:
|
372 | 84409ddb | j_mayer | #ifndef TARGET_X86_64
|
373 | bc8a22cc | bellard | if (env->eflags & VM_MASK) {
|
374 | 447db213 | bellard | handle_vm86_trap(env, trapnr); |
375 | 84409ddb | j_mayer | } else
|
376 | 84409ddb | j_mayer | #endif
|
377 | 84409ddb | j_mayer | { |
378 | bc8a22cc | bellard | /* division by zero */
|
379 | bc8a22cc | bellard | info.si_signo = SIGFPE; |
380 | bc8a22cc | bellard | info.si_errno = 0;
|
381 | bc8a22cc | bellard | info.si_code = TARGET_FPE_INTDIV; |
382 | bc8a22cc | bellard | info._sifields._sigfault._addr = env->eip; |
383 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
384 | bc8a22cc | bellard | } |
385 | 9de5e440 | bellard | break;
|
386 | 01df040b | aliguori | case EXCP01_DB:
|
387 | 447db213 | bellard | case EXCP03_INT3:
|
388 | 84409ddb | j_mayer | #ifndef TARGET_X86_64
|
389 | 447db213 | bellard | if (env->eflags & VM_MASK) {
|
390 | 447db213 | bellard | handle_vm86_trap(env, trapnr); |
391 | 84409ddb | j_mayer | } else
|
392 | 84409ddb | j_mayer | #endif
|
393 | 84409ddb | j_mayer | { |
394 | 447db213 | bellard | info.si_signo = SIGTRAP; |
395 | 447db213 | bellard | info.si_errno = 0;
|
396 | 01df040b | aliguori | if (trapnr == EXCP01_DB) {
|
397 | 447db213 | bellard | info.si_code = TARGET_TRAP_BRKPT; |
398 | 447db213 | bellard | info._sifields._sigfault._addr = env->eip; |
399 | 447db213 | bellard | } else {
|
400 | 447db213 | bellard | info.si_code = TARGET_SI_KERNEL; |
401 | 447db213 | bellard | info._sifields._sigfault._addr = 0;
|
402 | 447db213 | bellard | } |
403 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
404 | 447db213 | bellard | } |
405 | 447db213 | bellard | break;
|
406 | 9de5e440 | bellard | case EXCP04_INTO:
|
407 | 9de5e440 | bellard | case EXCP05_BOUND:
|
408 | 84409ddb | j_mayer | #ifndef TARGET_X86_64
|
409 | bc8a22cc | bellard | if (env->eflags & VM_MASK) {
|
410 | 447db213 | bellard | handle_vm86_trap(env, trapnr); |
411 | 84409ddb | j_mayer | } else
|
412 | 84409ddb | j_mayer | #endif
|
413 | 84409ddb | j_mayer | { |
414 | bc8a22cc | bellard | info.si_signo = SIGSEGV; |
415 | bc8a22cc | bellard | info.si_errno = 0;
|
416 | b689bc57 | bellard | info.si_code = TARGET_SI_KERNEL; |
417 | bc8a22cc | bellard | info._sifields._sigfault._addr = 0;
|
418 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
419 | bc8a22cc | bellard | } |
420 | 9de5e440 | bellard | break;
|
421 | 9de5e440 | bellard | case EXCP06_ILLOP:
|
422 | 9de5e440 | bellard | info.si_signo = SIGILL; |
423 | 9de5e440 | bellard | info.si_errno = 0;
|
424 | 9de5e440 | bellard | info.si_code = TARGET_ILL_ILLOPN; |
425 | 9de5e440 | bellard | info._sifields._sigfault._addr = env->eip; |
426 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
427 | 9de5e440 | bellard | break;
|
428 | 9de5e440 | bellard | case EXCP_INTERRUPT:
|
429 | 9de5e440 | bellard | /* just indicate that signals should be handled asap */
|
430 | 9de5e440 | bellard | break;
|
431 | 1fddef4b | bellard | case EXCP_DEBUG:
|
432 | 1fddef4b | bellard | { |
433 | 1fddef4b | bellard | int sig;
|
434 | 1fddef4b | bellard | |
435 | 1fddef4b | bellard | sig = gdb_handlesig (env, TARGET_SIGTRAP); |
436 | 1fddef4b | bellard | if (sig)
|
437 | 1fddef4b | bellard | { |
438 | 1fddef4b | bellard | info.si_signo = sig; |
439 | 1fddef4b | bellard | info.si_errno = 0;
|
440 | 1fddef4b | bellard | info.si_code = TARGET_TRAP_BRKPT; |
441 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
442 | 1fddef4b | bellard | } |
443 | 1fddef4b | bellard | } |
444 | 1fddef4b | bellard | break;
|
445 | 1b6b029e | bellard | default:
|
446 | 970a87a6 | bellard | pc = env->segs[R_CS].base + env->eip; |
447 | 5fafdf24 | ths | fprintf(stderr, "qemu: 0x%08lx: unhandled CPU exception 0x%x - aborting\n",
|
448 | bc8a22cc | bellard | (long)pc, trapnr);
|
449 | 1b6b029e | bellard | abort(); |
450 | 1b6b029e | bellard | } |
451 | 66fb9763 | bellard | process_pending_signals(env); |
452 | 1b6b029e | bellard | } |
453 | 1b6b029e | bellard | } |
454 | b346ff46 | bellard | #endif
|
455 | b346ff46 | bellard | |
456 | b346ff46 | bellard | #ifdef TARGET_ARM
|
457 | b346ff46 | bellard | |
458 | fbb4a2e3 | pbrook | /* Handle a jump to the kernel code page. */
|
459 | fbb4a2e3 | pbrook | static int |
460 | fbb4a2e3 | pbrook | do_kernel_trap(CPUARMState *env) |
461 | fbb4a2e3 | pbrook | { |
462 | fbb4a2e3 | pbrook | uint32_t addr; |
463 | fbb4a2e3 | pbrook | uint32_t cpsr; |
464 | fbb4a2e3 | pbrook | uint32_t val; |
465 | fbb4a2e3 | pbrook | |
466 | fbb4a2e3 | pbrook | switch (env->regs[15]) { |
467 | fbb4a2e3 | pbrook | case 0xffff0fa0: /* __kernel_memory_barrier */ |
468 | fbb4a2e3 | pbrook | /* ??? No-op. Will need to do better for SMP. */
|
469 | fbb4a2e3 | pbrook | break;
|
470 | fbb4a2e3 | pbrook | case 0xffff0fc0: /* __kernel_cmpxchg */ |
471 | d5975363 | pbrook | /* XXX: This only works between threads, not between processes.
|
472 | d5975363 | pbrook | It's probably possible to implement this with native host
|
473 | d5975363 | pbrook | operations. However things like ldrex/strex are much harder so
|
474 | d5975363 | pbrook | there's not much point trying. */
|
475 | d5975363 | pbrook | start_exclusive(); |
476 | fbb4a2e3 | pbrook | cpsr = cpsr_read(env); |
477 | fbb4a2e3 | pbrook | addr = env->regs[2];
|
478 | fbb4a2e3 | pbrook | /* FIXME: This should SEGV if the access fails. */
|
479 | fbb4a2e3 | pbrook | if (get_user_u32(val, addr))
|
480 | fbb4a2e3 | pbrook | val = ~env->regs[0];
|
481 | fbb4a2e3 | pbrook | if (val == env->regs[0]) { |
482 | fbb4a2e3 | pbrook | val = env->regs[1];
|
483 | fbb4a2e3 | pbrook | /* FIXME: Check for segfaults. */
|
484 | fbb4a2e3 | pbrook | put_user_u32(val, addr); |
485 | fbb4a2e3 | pbrook | env->regs[0] = 0; |
486 | fbb4a2e3 | pbrook | cpsr |= CPSR_C; |
487 | fbb4a2e3 | pbrook | } else {
|
488 | fbb4a2e3 | pbrook | env->regs[0] = -1; |
489 | fbb4a2e3 | pbrook | cpsr &= ~CPSR_C; |
490 | fbb4a2e3 | pbrook | } |
491 | fbb4a2e3 | pbrook | cpsr_write(env, cpsr, CPSR_C); |
492 | d5975363 | pbrook | end_exclusive(); |
493 | fbb4a2e3 | pbrook | break;
|
494 | fbb4a2e3 | pbrook | case 0xffff0fe0: /* __kernel_get_tls */ |
495 | fbb4a2e3 | pbrook | env->regs[0] = env->cp15.c13_tls2;
|
496 | fbb4a2e3 | pbrook | break;
|
497 | fbb4a2e3 | pbrook | default:
|
498 | fbb4a2e3 | pbrook | return 1; |
499 | fbb4a2e3 | pbrook | } |
500 | fbb4a2e3 | pbrook | /* Jump back to the caller. */
|
501 | fbb4a2e3 | pbrook | addr = env->regs[14];
|
502 | fbb4a2e3 | pbrook | if (addr & 1) { |
503 | fbb4a2e3 | pbrook | env->thumb = 1;
|
504 | fbb4a2e3 | pbrook | addr &= ~1;
|
505 | fbb4a2e3 | pbrook | } |
506 | fbb4a2e3 | pbrook | env->regs[15] = addr;
|
507 | fbb4a2e3 | pbrook | |
508 | fbb4a2e3 | pbrook | return 0; |
509 | fbb4a2e3 | pbrook | } |
510 | fbb4a2e3 | pbrook | |
511 | 426f5abc | Paul Brook | static int do_strex(CPUARMState *env) |
512 | 426f5abc | Paul Brook | { |
513 | 426f5abc | Paul Brook | uint32_t val; |
514 | 426f5abc | Paul Brook | int size;
|
515 | 426f5abc | Paul Brook | int rc = 1; |
516 | 426f5abc | Paul Brook | int segv = 0; |
517 | 426f5abc | Paul Brook | uint32_t addr; |
518 | 426f5abc | Paul Brook | start_exclusive(); |
519 | 426f5abc | Paul Brook | addr = env->exclusive_addr; |
520 | 426f5abc | Paul Brook | if (addr != env->exclusive_test) {
|
521 | 426f5abc | Paul Brook | goto fail;
|
522 | 426f5abc | Paul Brook | } |
523 | 426f5abc | Paul Brook | size = env->exclusive_info & 0xf;
|
524 | 426f5abc | Paul Brook | switch (size) {
|
525 | 426f5abc | Paul Brook | case 0: |
526 | 426f5abc | Paul Brook | segv = get_user_u8(val, addr); |
527 | 426f5abc | Paul Brook | break;
|
528 | 426f5abc | Paul Brook | case 1: |
529 | 426f5abc | Paul Brook | segv = get_user_u16(val, addr); |
530 | 426f5abc | Paul Brook | break;
|
531 | 426f5abc | Paul Brook | case 2: |
532 | 426f5abc | Paul Brook | case 3: |
533 | 426f5abc | Paul Brook | segv = get_user_u32(val, addr); |
534 | 426f5abc | Paul Brook | break;
|
535 | f7001a3b | Aurelien Jarno | default:
|
536 | f7001a3b | Aurelien Jarno | abort(); |
537 | 426f5abc | Paul Brook | } |
538 | 426f5abc | Paul Brook | if (segv) {
|
539 | 426f5abc | Paul Brook | env->cp15.c6_data = addr; |
540 | 426f5abc | Paul Brook | goto done;
|
541 | 426f5abc | Paul Brook | } |
542 | 426f5abc | Paul Brook | if (val != env->exclusive_val) {
|
543 | 426f5abc | Paul Brook | goto fail;
|
544 | 426f5abc | Paul Brook | } |
545 | 426f5abc | Paul Brook | if (size == 3) { |
546 | 426f5abc | Paul Brook | segv = get_user_u32(val, addr + 4);
|
547 | 426f5abc | Paul Brook | if (segv) {
|
548 | 426f5abc | Paul Brook | env->cp15.c6_data = addr + 4;
|
549 | 426f5abc | Paul Brook | goto done;
|
550 | 426f5abc | Paul Brook | } |
551 | 426f5abc | Paul Brook | if (val != env->exclusive_high) {
|
552 | 426f5abc | Paul Brook | goto fail;
|
553 | 426f5abc | Paul Brook | } |
554 | 426f5abc | Paul Brook | } |
555 | 426f5abc | Paul Brook | val = env->regs[(env->exclusive_info >> 8) & 0xf]; |
556 | 426f5abc | Paul Brook | switch (size) {
|
557 | 426f5abc | Paul Brook | case 0: |
558 | 426f5abc | Paul Brook | segv = put_user_u8(val, addr); |
559 | 426f5abc | Paul Brook | break;
|
560 | 426f5abc | Paul Brook | case 1: |
561 | 426f5abc | Paul Brook | segv = put_user_u16(val, addr); |
562 | 426f5abc | Paul Brook | break;
|
563 | 426f5abc | Paul Brook | case 2: |
564 | 426f5abc | Paul Brook | case 3: |
565 | 426f5abc | Paul Brook | segv = put_user_u32(val, addr); |
566 | 426f5abc | Paul Brook | break;
|
567 | 426f5abc | Paul Brook | } |
568 | 426f5abc | Paul Brook | if (segv) {
|
569 | 426f5abc | Paul Brook | env->cp15.c6_data = addr; |
570 | 426f5abc | Paul Brook | goto done;
|
571 | 426f5abc | Paul Brook | } |
572 | 426f5abc | Paul Brook | if (size == 3) { |
573 | 426f5abc | Paul Brook | val = env->regs[(env->exclusive_info >> 12) & 0xf]; |
574 | 2c9adbda | Peter Maydell | segv = put_user_u32(val, addr + 4);
|
575 | 426f5abc | Paul Brook | if (segv) {
|
576 | 426f5abc | Paul Brook | env->cp15.c6_data = addr + 4;
|
577 | 426f5abc | Paul Brook | goto done;
|
578 | 426f5abc | Paul Brook | } |
579 | 426f5abc | Paul Brook | } |
580 | 426f5abc | Paul Brook | rc = 0;
|
581 | 426f5abc | Paul Brook | fail:
|
582 | 725b8a69 | Paul Brook | env->regs[15] += 4; |
583 | 426f5abc | Paul Brook | env->regs[(env->exclusive_info >> 4) & 0xf] = rc; |
584 | 426f5abc | Paul Brook | done:
|
585 | 426f5abc | Paul Brook | end_exclusive(); |
586 | 426f5abc | Paul Brook | return segv;
|
587 | 426f5abc | Paul Brook | } |
588 | 426f5abc | Paul Brook | |
589 | b346ff46 | bellard | void cpu_loop(CPUARMState *env)
|
590 | b346ff46 | bellard | { |
591 | b346ff46 | bellard | int trapnr;
|
592 | b346ff46 | bellard | unsigned int n, insn; |
593 | c227f099 | Anthony Liguori | target_siginfo_t info; |
594 | b5ff1b31 | bellard | uint32_t addr; |
595 | 3b46e624 | ths | |
596 | b346ff46 | bellard | for(;;) {
|
597 | d5975363 | pbrook | cpu_exec_start(env); |
598 | b346ff46 | bellard | trapnr = cpu_arm_exec(env); |
599 | d5975363 | pbrook | cpu_exec_end(env); |
600 | b346ff46 | bellard | switch(trapnr) {
|
601 | b346ff46 | bellard | case EXCP_UDEF:
|
602 | c6981055 | bellard | { |
603 | c6981055 | bellard | TaskState *ts = env->opaque; |
604 | c6981055 | bellard | uint32_t opcode; |
605 | 6d9a42be | aurel32 | int rc;
|
606 | c6981055 | bellard | |
607 | c6981055 | bellard | /* we handle the FPU emulation here, as Linux */
|
608 | c6981055 | bellard | /* we get the opcode */
|
609 | 2f619698 | bellard | /* FIXME - what to do if get_user() fails? */
|
610 | 2f619698 | bellard | get_user_u32(opcode, env->regs[15]);
|
611 | 3b46e624 | ths | |
612 | 6d9a42be | aurel32 | rc = EmulateAll(opcode, &ts->fpa, env); |
613 | 6d9a42be | aurel32 | if (rc == 0) { /* illegal instruction */ |
614 | c6981055 | bellard | info.si_signo = SIGILL; |
615 | c6981055 | bellard | info.si_errno = 0;
|
616 | c6981055 | bellard | info.si_code = TARGET_ILL_ILLOPN; |
617 | c6981055 | bellard | info._sifields._sigfault._addr = env->regs[15];
|
618 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
619 | 6d9a42be | aurel32 | } else if (rc < 0) { /* FP exception */ |
620 | 6d9a42be | aurel32 | int arm_fpe=0; |
621 | 6d9a42be | aurel32 | |
622 | 6d9a42be | aurel32 | /* translate softfloat flags to FPSR flags */
|
623 | 6d9a42be | aurel32 | if (-rc & float_flag_invalid)
|
624 | 6d9a42be | aurel32 | arm_fpe |= BIT_IOC; |
625 | 6d9a42be | aurel32 | if (-rc & float_flag_divbyzero)
|
626 | 6d9a42be | aurel32 | arm_fpe |= BIT_DZC; |
627 | 6d9a42be | aurel32 | if (-rc & float_flag_overflow)
|
628 | 6d9a42be | aurel32 | arm_fpe |= BIT_OFC; |
629 | 6d9a42be | aurel32 | if (-rc & float_flag_underflow)
|
630 | 6d9a42be | aurel32 | arm_fpe |= BIT_UFC; |
631 | 6d9a42be | aurel32 | if (-rc & float_flag_inexact)
|
632 | 6d9a42be | aurel32 | arm_fpe |= BIT_IXC; |
633 | 6d9a42be | aurel32 | |
634 | 6d9a42be | aurel32 | FPSR fpsr = ts->fpa.fpsr; |
635 | 6d9a42be | aurel32 | //printf("fpsr 0x%x, arm_fpe 0x%x\n",fpsr,arm_fpe);
|
636 | 6d9a42be | aurel32 | |
637 | 6d9a42be | aurel32 | if (fpsr & (arm_fpe << 16)) { /* exception enabled? */ |
638 | 6d9a42be | aurel32 | info.si_signo = SIGFPE; |
639 | 6d9a42be | aurel32 | info.si_errno = 0;
|
640 | 6d9a42be | aurel32 | |
641 | 6d9a42be | aurel32 | /* ordered by priority, least first */
|
642 | 6d9a42be | aurel32 | if (arm_fpe & BIT_IXC) info.si_code = TARGET_FPE_FLTRES;
|
643 | 6d9a42be | aurel32 | if (arm_fpe & BIT_UFC) info.si_code = TARGET_FPE_FLTUND;
|
644 | 6d9a42be | aurel32 | if (arm_fpe & BIT_OFC) info.si_code = TARGET_FPE_FLTOVF;
|
645 | 6d9a42be | aurel32 | if (arm_fpe & BIT_DZC) info.si_code = TARGET_FPE_FLTDIV;
|
646 | 6d9a42be | aurel32 | if (arm_fpe & BIT_IOC) info.si_code = TARGET_FPE_FLTINV;
|
647 | 6d9a42be | aurel32 | |
648 | 6d9a42be | aurel32 | info._sifields._sigfault._addr = env->regs[15];
|
649 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
650 | 6d9a42be | aurel32 | } else {
|
651 | 6d9a42be | aurel32 | env->regs[15] += 4; |
652 | 6d9a42be | aurel32 | } |
653 | 6d9a42be | aurel32 | |
654 | 6d9a42be | aurel32 | /* accumulate unenabled exceptions */
|
655 | 6d9a42be | aurel32 | if ((!(fpsr & BIT_IXE)) && (arm_fpe & BIT_IXC))
|
656 | 6d9a42be | aurel32 | fpsr |= BIT_IXC; |
657 | 6d9a42be | aurel32 | if ((!(fpsr & BIT_UFE)) && (arm_fpe & BIT_UFC))
|
658 | 6d9a42be | aurel32 | fpsr |= BIT_UFC; |
659 | 6d9a42be | aurel32 | if ((!(fpsr & BIT_OFE)) && (arm_fpe & BIT_OFC))
|
660 | 6d9a42be | aurel32 | fpsr |= BIT_OFC; |
661 | 6d9a42be | aurel32 | if ((!(fpsr & BIT_DZE)) && (arm_fpe & BIT_DZC))
|
662 | 6d9a42be | aurel32 | fpsr |= BIT_DZC; |
663 | 6d9a42be | aurel32 | if ((!(fpsr & BIT_IOE)) && (arm_fpe & BIT_IOC))
|
664 | 6d9a42be | aurel32 | fpsr |= BIT_IOC; |
665 | 6d9a42be | aurel32 | ts->fpa.fpsr=fpsr; |
666 | 6d9a42be | aurel32 | } else { /* everything OK */ |
667 | c6981055 | bellard | /* increment PC */
|
668 | c6981055 | bellard | env->regs[15] += 4; |
669 | c6981055 | bellard | } |
670 | c6981055 | bellard | } |
671 | b346ff46 | bellard | break;
|
672 | b346ff46 | bellard | case EXCP_SWI:
|
673 | 06c949e6 | pbrook | case EXCP_BKPT:
|
674 | b346ff46 | bellard | { |
675 | ce4defa0 | pbrook | env->eabi = 1;
|
676 | b346ff46 | bellard | /* system call */
|
677 | 06c949e6 | pbrook | if (trapnr == EXCP_BKPT) {
|
678 | 06c949e6 | pbrook | if (env->thumb) {
|
679 | 2f619698 | bellard | /* FIXME - what to do if get_user() fails? */
|
680 | 2f619698 | bellard | get_user_u16(insn, env->regs[15]);
|
681 | 06c949e6 | pbrook | n = insn & 0xff;
|
682 | 06c949e6 | pbrook | env->regs[15] += 2; |
683 | 06c949e6 | pbrook | } else {
|
684 | 2f619698 | bellard | /* FIXME - what to do if get_user() fails? */
|
685 | 2f619698 | bellard | get_user_u32(insn, env->regs[15]);
|
686 | 06c949e6 | pbrook | n = (insn & 0xf) | ((insn >> 4) & 0xff0); |
687 | 06c949e6 | pbrook | env->regs[15] += 4; |
688 | 06c949e6 | pbrook | } |
689 | 192c7bd9 | bellard | } else {
|
690 | 06c949e6 | pbrook | if (env->thumb) {
|
691 | 2f619698 | bellard | /* FIXME - what to do if get_user() fails? */
|
692 | 2f619698 | bellard | get_user_u16(insn, env->regs[15] - 2); |
693 | 06c949e6 | pbrook | n = insn & 0xff;
|
694 | 06c949e6 | pbrook | } else {
|
695 | 2f619698 | bellard | /* FIXME - what to do if get_user() fails? */
|
696 | 2f619698 | bellard | get_user_u32(insn, env->regs[15] - 4); |
697 | 06c949e6 | pbrook | n = insn & 0xffffff;
|
698 | 06c949e6 | pbrook | } |
699 | 192c7bd9 | bellard | } |
700 | 192c7bd9 | bellard | |
701 | 6f1f31c0 | bellard | if (n == ARM_NR_cacheflush) {
|
702 | dcfd14b3 | Blue Swirl | /* nop */
|
703 | a4f81979 | bellard | } else if (n == ARM_NR_semihosting |
704 | a4f81979 | bellard | || n == ARM_NR_thumb_semihosting) { |
705 | a4f81979 | bellard | env->regs[0] = do_arm_semihosting (env);
|
706 | ce4defa0 | pbrook | } else if (n == 0 || n >= ARM_SYSCALL_BASE |
707 | 192c7bd9 | bellard | || (env->thumb && n == ARM_THUMB_SYSCALL)) { |
708 | b346ff46 | bellard | /* linux syscall */
|
709 | ce4defa0 | pbrook | if (env->thumb || n == 0) { |
710 | 192c7bd9 | bellard | n = env->regs[7];
|
711 | 192c7bd9 | bellard | } else {
|
712 | 192c7bd9 | bellard | n -= ARM_SYSCALL_BASE; |
713 | ce4defa0 | pbrook | env->eabi = 0;
|
714 | 192c7bd9 | bellard | } |
715 | fbb4a2e3 | pbrook | if ( n > ARM_NR_BASE) {
|
716 | fbb4a2e3 | pbrook | switch (n) {
|
717 | fbb4a2e3 | pbrook | case ARM_NR_cacheflush:
|
718 | dcfd14b3 | Blue Swirl | /* nop */
|
719 | fbb4a2e3 | pbrook | break;
|
720 | fbb4a2e3 | pbrook | case ARM_NR_set_tls:
|
721 | fbb4a2e3 | pbrook | cpu_set_tls(env, env->regs[0]);
|
722 | fbb4a2e3 | pbrook | env->regs[0] = 0; |
723 | fbb4a2e3 | pbrook | break;
|
724 | fbb4a2e3 | pbrook | default:
|
725 | fbb4a2e3 | pbrook | gemu_log("qemu: Unsupported ARM syscall: 0x%x\n",
|
726 | fbb4a2e3 | pbrook | n); |
727 | fbb4a2e3 | pbrook | env->regs[0] = -TARGET_ENOSYS;
|
728 | fbb4a2e3 | pbrook | break;
|
729 | fbb4a2e3 | pbrook | } |
730 | fbb4a2e3 | pbrook | } else {
|
731 | fbb4a2e3 | pbrook | env->regs[0] = do_syscall(env,
|
732 | fbb4a2e3 | pbrook | n, |
733 | fbb4a2e3 | pbrook | env->regs[0],
|
734 | fbb4a2e3 | pbrook | env->regs[1],
|
735 | fbb4a2e3 | pbrook | env->regs[2],
|
736 | fbb4a2e3 | pbrook | env->regs[3],
|
737 | fbb4a2e3 | pbrook | env->regs[4],
|
738 | fbb4a2e3 | pbrook | env->regs[5]);
|
739 | fbb4a2e3 | pbrook | } |
740 | b346ff46 | bellard | } else {
|
741 | b346ff46 | bellard | goto error;
|
742 | b346ff46 | bellard | } |
743 | b346ff46 | bellard | } |
744 | b346ff46 | bellard | break;
|
745 | 43fff238 | bellard | case EXCP_INTERRUPT:
|
746 | 43fff238 | bellard | /* just indicate that signals should be handled asap */
|
747 | 43fff238 | bellard | break;
|
748 | 68016c62 | bellard | case EXCP_PREFETCH_ABORT:
|
749 | eae473c1 | balrog | addr = env->cp15.c6_insn; |
750 | b5ff1b31 | bellard | goto do_segv;
|
751 | 68016c62 | bellard | case EXCP_DATA_ABORT:
|
752 | eae473c1 | balrog | addr = env->cp15.c6_data; |
753 | b5ff1b31 | bellard | goto do_segv;
|
754 | b5ff1b31 | bellard | do_segv:
|
755 | 68016c62 | bellard | { |
756 | 68016c62 | bellard | info.si_signo = SIGSEGV; |
757 | 68016c62 | bellard | info.si_errno = 0;
|
758 | 68016c62 | bellard | /* XXX: check env->error_code */
|
759 | 68016c62 | bellard | info.si_code = TARGET_SEGV_MAPERR; |
760 | b5ff1b31 | bellard | info._sifields._sigfault._addr = addr; |
761 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
762 | 68016c62 | bellard | } |
763 | 68016c62 | bellard | break;
|
764 | 1fddef4b | bellard | case EXCP_DEBUG:
|
765 | 1fddef4b | bellard | { |
766 | 1fddef4b | bellard | int sig;
|
767 | 1fddef4b | bellard | |
768 | 1fddef4b | bellard | sig = gdb_handlesig (env, TARGET_SIGTRAP); |
769 | 1fddef4b | bellard | if (sig)
|
770 | 1fddef4b | bellard | { |
771 | 1fddef4b | bellard | info.si_signo = sig; |
772 | 1fddef4b | bellard | info.si_errno = 0;
|
773 | 1fddef4b | bellard | info.si_code = TARGET_TRAP_BRKPT; |
774 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
775 | 1fddef4b | bellard | } |
776 | 1fddef4b | bellard | } |
777 | 1fddef4b | bellard | break;
|
778 | fbb4a2e3 | pbrook | case EXCP_KERNEL_TRAP:
|
779 | fbb4a2e3 | pbrook | if (do_kernel_trap(env))
|
780 | fbb4a2e3 | pbrook | goto error;
|
781 | fbb4a2e3 | pbrook | break;
|
782 | 426f5abc | Paul Brook | case EXCP_STREX:
|
783 | 426f5abc | Paul Brook | if (do_strex(env)) {
|
784 | 426f5abc | Paul Brook | addr = env->cp15.c6_data; |
785 | 426f5abc | Paul Brook | goto do_segv;
|
786 | 426f5abc | Paul Brook | } |
787 | e9273455 | Paul Brook | break;
|
788 | b346ff46 | bellard | default:
|
789 | b346ff46 | bellard | error:
|
790 | 5fafdf24 | ths | fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
|
791 | b346ff46 | bellard | trapnr); |
792 | 7fe48483 | bellard | cpu_dump_state(env, stderr, fprintf, 0);
|
793 | b346ff46 | bellard | abort(); |
794 | b346ff46 | bellard | } |
795 | b346ff46 | bellard | process_pending_signals(env); |
796 | b346ff46 | bellard | } |
797 | b346ff46 | bellard | } |
798 | b346ff46 | bellard | |
799 | b346ff46 | bellard | #endif
|
800 | 1b6b029e | bellard | |
801 | d2fbca94 | Guan Xuetao | #ifdef TARGET_UNICORE32
|
802 | d2fbca94 | Guan Xuetao | |
803 | d2fbca94 | Guan Xuetao | void cpu_loop(CPUState *env)
|
804 | d2fbca94 | Guan Xuetao | { |
805 | d2fbca94 | Guan Xuetao | int trapnr;
|
806 | d2fbca94 | Guan Xuetao | unsigned int n, insn; |
807 | d2fbca94 | Guan Xuetao | target_siginfo_t info; |
808 | d2fbca94 | Guan Xuetao | |
809 | d2fbca94 | Guan Xuetao | for (;;) {
|
810 | d2fbca94 | Guan Xuetao | cpu_exec_start(env); |
811 | d2fbca94 | Guan Xuetao | trapnr = uc32_cpu_exec(env); |
812 | d2fbca94 | Guan Xuetao | cpu_exec_end(env); |
813 | d2fbca94 | Guan Xuetao | switch (trapnr) {
|
814 | d2fbca94 | Guan Xuetao | case UC32_EXCP_PRIV:
|
815 | d2fbca94 | Guan Xuetao | { |
816 | d2fbca94 | Guan Xuetao | /* system call */
|
817 | d2fbca94 | Guan Xuetao | get_user_u32(insn, env->regs[31] - 4); |
818 | d2fbca94 | Guan Xuetao | n = insn & 0xffffff;
|
819 | d2fbca94 | Guan Xuetao | |
820 | d2fbca94 | Guan Xuetao | if (n >= UC32_SYSCALL_BASE) {
|
821 | d2fbca94 | Guan Xuetao | /* linux syscall */
|
822 | d2fbca94 | Guan Xuetao | n -= UC32_SYSCALL_BASE; |
823 | d2fbca94 | Guan Xuetao | if (n == UC32_SYSCALL_NR_set_tls) {
|
824 | d2fbca94 | Guan Xuetao | cpu_set_tls(env, env->regs[0]);
|
825 | d2fbca94 | Guan Xuetao | env->regs[0] = 0; |
826 | d2fbca94 | Guan Xuetao | } else {
|
827 | d2fbca94 | Guan Xuetao | env->regs[0] = do_syscall(env,
|
828 | d2fbca94 | Guan Xuetao | n, |
829 | d2fbca94 | Guan Xuetao | env->regs[0],
|
830 | d2fbca94 | Guan Xuetao | env->regs[1],
|
831 | d2fbca94 | Guan Xuetao | env->regs[2],
|
832 | d2fbca94 | Guan Xuetao | env->regs[3],
|
833 | d2fbca94 | Guan Xuetao | env->regs[4],
|
834 | d2fbca94 | Guan Xuetao | env->regs[5]);
|
835 | d2fbca94 | Guan Xuetao | } |
836 | d2fbca94 | Guan Xuetao | } else {
|
837 | d2fbca94 | Guan Xuetao | goto error;
|
838 | d2fbca94 | Guan Xuetao | } |
839 | d2fbca94 | Guan Xuetao | } |
840 | d2fbca94 | Guan Xuetao | break;
|
841 | d2fbca94 | Guan Xuetao | case UC32_EXCP_TRAP:
|
842 | d2fbca94 | Guan Xuetao | info.si_signo = SIGSEGV; |
843 | d2fbca94 | Guan Xuetao | info.si_errno = 0;
|
844 | d2fbca94 | Guan Xuetao | /* XXX: check env->error_code */
|
845 | d2fbca94 | Guan Xuetao | info.si_code = TARGET_SEGV_MAPERR; |
846 | d2fbca94 | Guan Xuetao | info._sifields._sigfault._addr = env->cp0.c4_faultaddr; |
847 | d2fbca94 | Guan Xuetao | queue_signal(env, info.si_signo, &info); |
848 | d2fbca94 | Guan Xuetao | break;
|
849 | d2fbca94 | Guan Xuetao | case EXCP_INTERRUPT:
|
850 | d2fbca94 | Guan Xuetao | /* just indicate that signals should be handled asap */
|
851 | d2fbca94 | Guan Xuetao | break;
|
852 | d2fbca94 | Guan Xuetao | case EXCP_DEBUG:
|
853 | d2fbca94 | Guan Xuetao | { |
854 | d2fbca94 | Guan Xuetao | int sig;
|
855 | d2fbca94 | Guan Xuetao | |
856 | d2fbca94 | Guan Xuetao | sig = gdb_handlesig(env, TARGET_SIGTRAP); |
857 | d2fbca94 | Guan Xuetao | if (sig) {
|
858 | d2fbca94 | Guan Xuetao | info.si_signo = sig; |
859 | d2fbca94 | Guan Xuetao | info.si_errno = 0;
|
860 | d2fbca94 | Guan Xuetao | info.si_code = TARGET_TRAP_BRKPT; |
861 | d2fbca94 | Guan Xuetao | queue_signal(env, info.si_signo, &info); |
862 | d2fbca94 | Guan Xuetao | } |
863 | d2fbca94 | Guan Xuetao | } |
864 | d2fbca94 | Guan Xuetao | break;
|
865 | d2fbca94 | Guan Xuetao | default:
|
866 | d2fbca94 | Guan Xuetao | goto error;
|
867 | d2fbca94 | Guan Xuetao | } |
868 | d2fbca94 | Guan Xuetao | process_pending_signals(env); |
869 | d2fbca94 | Guan Xuetao | } |
870 | d2fbca94 | Guan Xuetao | |
871 | d2fbca94 | Guan Xuetao | error:
|
872 | d2fbca94 | Guan Xuetao | fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n", trapnr);
|
873 | d2fbca94 | Guan Xuetao | cpu_dump_state(env, stderr, fprintf, 0);
|
874 | d2fbca94 | Guan Xuetao | abort(); |
875 | d2fbca94 | Guan Xuetao | } |
876 | d2fbca94 | Guan Xuetao | #endif
|
877 | d2fbca94 | Guan Xuetao | |
878 | 93ac68bc | bellard | #ifdef TARGET_SPARC
|
879 | ed23fbd9 | blueswir1 | #define SPARC64_STACK_BIAS 2047 |
880 | 93ac68bc | bellard | |
881 | 060366c5 | bellard | //#define DEBUG_WIN
|
882 | 060366c5 | bellard | |
883 | 2623cbaf | bellard | /* WARNING: dealing with register windows _is_ complicated. More info
|
884 | 2623cbaf | bellard | can be found at http://www.sics.se/~psm/sparcstack.html */
|
885 | 060366c5 | bellard | static inline int get_reg_index(CPUSPARCState *env, int cwp, int index) |
886 | 060366c5 | bellard | { |
887 | 1a14026e | blueswir1 | index = (index + cwp * 16) % (16 * env->nwindows); |
888 | 060366c5 | bellard | /* wrap handling : if cwp is on the last window, then we use the
|
889 | 060366c5 | bellard | registers 'after' the end */
|
890 | 1a14026e | blueswir1 | if (index < 8 && env->cwp == env->nwindows - 1) |
891 | 1a14026e | blueswir1 | index += 16 * env->nwindows;
|
892 | 060366c5 | bellard | return index;
|
893 | 060366c5 | bellard | } |
894 | 060366c5 | bellard | |
895 | 2623cbaf | bellard | /* save the register window 'cwp1' */
|
896 | 2623cbaf | bellard | static inline void save_window_offset(CPUSPARCState *env, int cwp1) |
897 | 060366c5 | bellard | { |
898 | 2623cbaf | bellard | unsigned int i; |
899 | 992f48a0 | blueswir1 | abi_ulong sp_ptr; |
900 | 3b46e624 | ths | |
901 | 53a5960a | pbrook | sp_ptr = env->regbase[get_reg_index(env, cwp1, 6)];
|
902 | ed23fbd9 | blueswir1 | #ifdef TARGET_SPARC64
|
903 | ed23fbd9 | blueswir1 | if (sp_ptr & 3) |
904 | ed23fbd9 | blueswir1 | sp_ptr += SPARC64_STACK_BIAS; |
905 | ed23fbd9 | blueswir1 | #endif
|
906 | 060366c5 | bellard | #if defined(DEBUG_WIN)
|
907 | 2daf0284 | blueswir1 | printf("win_overflow: sp_ptr=0x" TARGET_ABI_FMT_lx " save_cwp=%d\n", |
908 | 2daf0284 | blueswir1 | sp_ptr, cwp1); |
909 | 060366c5 | bellard | #endif
|
910 | 2623cbaf | bellard | for(i = 0; i < 16; i++) { |
911 | 2f619698 | bellard | /* FIXME - what to do if put_user() fails? */
|
912 | 2f619698 | bellard | put_user_ual(env->regbase[get_reg_index(env, cwp1, 8 + i)], sp_ptr);
|
913 | 992f48a0 | blueswir1 | sp_ptr += sizeof(abi_ulong);
|
914 | 2623cbaf | bellard | } |
915 | 060366c5 | bellard | } |
916 | 060366c5 | bellard | |
917 | 060366c5 | bellard | static void save_window(CPUSPARCState *env) |
918 | 060366c5 | bellard | { |
919 | 5ef54116 | bellard | #ifndef TARGET_SPARC64
|
920 | 2623cbaf | bellard | unsigned int new_wim; |
921 | 1a14026e | blueswir1 | new_wim = ((env->wim >> 1) | (env->wim << (env->nwindows - 1))) & |
922 | 1a14026e | blueswir1 | ((1LL << env->nwindows) - 1); |
923 | 1a14026e | blueswir1 | save_window_offset(env, cpu_cwp_dec(env, env->cwp - 2));
|
924 | 2623cbaf | bellard | env->wim = new_wim; |
925 | 5ef54116 | bellard | #else
|
926 | 1a14026e | blueswir1 | save_window_offset(env, cpu_cwp_dec(env, env->cwp - 2));
|
927 | 5ef54116 | bellard | env->cansave++; |
928 | 5ef54116 | bellard | env->canrestore--; |
929 | 5ef54116 | bellard | #endif
|
930 | 060366c5 | bellard | } |
931 | 060366c5 | bellard | |
932 | 060366c5 | bellard | static void restore_window(CPUSPARCState *env) |
933 | 060366c5 | bellard | { |
934 | eda52953 | blueswir1 | #ifndef TARGET_SPARC64
|
935 | eda52953 | blueswir1 | unsigned int new_wim; |
936 | eda52953 | blueswir1 | #endif
|
937 | eda52953 | blueswir1 | unsigned int i, cwp1; |
938 | 992f48a0 | blueswir1 | abi_ulong sp_ptr; |
939 | 3b46e624 | ths | |
940 | eda52953 | blueswir1 | #ifndef TARGET_SPARC64
|
941 | 1a14026e | blueswir1 | new_wim = ((env->wim << 1) | (env->wim >> (env->nwindows - 1))) & |
942 | 1a14026e | blueswir1 | ((1LL << env->nwindows) - 1); |
943 | eda52953 | blueswir1 | #endif
|
944 | 3b46e624 | ths | |
945 | 060366c5 | bellard | /* restore the invalid window */
|
946 | 1a14026e | blueswir1 | cwp1 = cpu_cwp_inc(env, env->cwp + 1);
|
947 | 53a5960a | pbrook | sp_ptr = env->regbase[get_reg_index(env, cwp1, 6)];
|
948 | ed23fbd9 | blueswir1 | #ifdef TARGET_SPARC64
|
949 | ed23fbd9 | blueswir1 | if (sp_ptr & 3) |
950 | ed23fbd9 | blueswir1 | sp_ptr += SPARC64_STACK_BIAS; |
951 | ed23fbd9 | blueswir1 | #endif
|
952 | 060366c5 | bellard | #if defined(DEBUG_WIN)
|
953 | 2daf0284 | blueswir1 | printf("win_underflow: sp_ptr=0x" TARGET_ABI_FMT_lx " load_cwp=%d\n", |
954 | 2daf0284 | blueswir1 | sp_ptr, cwp1); |
955 | 060366c5 | bellard | #endif
|
956 | 2623cbaf | bellard | for(i = 0; i < 16; i++) { |
957 | 2f619698 | bellard | /* FIXME - what to do if get_user() fails? */
|
958 | 2f619698 | bellard | get_user_ual(env->regbase[get_reg_index(env, cwp1, 8 + i)], sp_ptr);
|
959 | 992f48a0 | blueswir1 | sp_ptr += sizeof(abi_ulong);
|
960 | 2623cbaf | bellard | } |
961 | 5ef54116 | bellard | #ifdef TARGET_SPARC64
|
962 | 5ef54116 | bellard | env->canrestore++; |
963 | 1a14026e | blueswir1 | if (env->cleanwin < env->nwindows - 1) |
964 | 1a14026e | blueswir1 | env->cleanwin++; |
965 | 5ef54116 | bellard | env->cansave--; |
966 | eda52953 | blueswir1 | #else
|
967 | eda52953 | blueswir1 | env->wim = new_wim; |
968 | 5ef54116 | bellard | #endif
|
969 | 060366c5 | bellard | } |
970 | 060366c5 | bellard | |
971 | 060366c5 | bellard | static void flush_windows(CPUSPARCState *env) |
972 | 060366c5 | bellard | { |
973 | 060366c5 | bellard | int offset, cwp1;
|
974 | 2623cbaf | bellard | |
975 | 2623cbaf | bellard | offset = 1;
|
976 | 060366c5 | bellard | for(;;) {
|
977 | 060366c5 | bellard | /* if restore would invoke restore_window(), then we can stop */
|
978 | 1a14026e | blueswir1 | cwp1 = cpu_cwp_inc(env, env->cwp + offset); |
979 | eda52953 | blueswir1 | #ifndef TARGET_SPARC64
|
980 | 060366c5 | bellard | if (env->wim & (1 << cwp1)) |
981 | 060366c5 | bellard | break;
|
982 | eda52953 | blueswir1 | #else
|
983 | eda52953 | blueswir1 | if (env->canrestore == 0) |
984 | eda52953 | blueswir1 | break;
|
985 | eda52953 | blueswir1 | env->cansave++; |
986 | eda52953 | blueswir1 | env->canrestore--; |
987 | eda52953 | blueswir1 | #endif
|
988 | 2623cbaf | bellard | save_window_offset(env, cwp1); |
989 | 060366c5 | bellard | offset++; |
990 | 060366c5 | bellard | } |
991 | 1a14026e | blueswir1 | cwp1 = cpu_cwp_inc(env, env->cwp + 1);
|
992 | eda52953 | blueswir1 | #ifndef TARGET_SPARC64
|
993 | eda52953 | blueswir1 | /* set wim so that restore will reload the registers */
|
994 | 2623cbaf | bellard | env->wim = 1 << cwp1;
|
995 | eda52953 | blueswir1 | #endif
|
996 | 2623cbaf | bellard | #if defined(DEBUG_WIN)
|
997 | 2623cbaf | bellard | printf("flush_windows: nb=%d\n", offset - 1); |
998 | 80a9d035 | bellard | #endif
|
999 | 2623cbaf | bellard | } |
1000 | 060366c5 | bellard | |
1001 | 93ac68bc | bellard | void cpu_loop (CPUSPARCState *env)
|
1002 | 93ac68bc | bellard | { |
1003 | 2cc20260 | Richard Henderson | int trapnr;
|
1004 | 2cc20260 | Richard Henderson | abi_long ret; |
1005 | c227f099 | Anthony Liguori | target_siginfo_t info; |
1006 | 3b46e624 | ths | |
1007 | 060366c5 | bellard | while (1) { |
1008 | 060366c5 | bellard | trapnr = cpu_sparc_exec (env); |
1009 | 3b46e624 | ths | |
1010 | 060366c5 | bellard | switch (trapnr) {
|
1011 | 5ef54116 | bellard | #ifndef TARGET_SPARC64
|
1012 | 5fafdf24 | ths | case 0x88: |
1013 | 060366c5 | bellard | case 0x90: |
1014 | 5ef54116 | bellard | #else
|
1015 | cb33da57 | blueswir1 | case 0x110: |
1016 | 5ef54116 | bellard | case 0x16d: |
1017 | 5ef54116 | bellard | #endif
|
1018 | 060366c5 | bellard | ret = do_syscall (env, env->gregs[1],
|
1019 | 5fafdf24 | ths | env->regwptr[0], env->regwptr[1], |
1020 | 5fafdf24 | ths | env->regwptr[2], env->regwptr[3], |
1021 | 060366c5 | bellard | env->regwptr[4], env->regwptr[5]); |
1022 | 2cc20260 | Richard Henderson | if ((abi_ulong)ret >= (abi_ulong)(-515)) { |
1023 | 992f48a0 | blueswir1 | #if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)
|
1024 | 27908725 | bellard | env->xcc |= PSR_CARRY; |
1025 | 27908725 | bellard | #else
|
1026 | 060366c5 | bellard | env->psr |= PSR_CARRY; |
1027 | 27908725 | bellard | #endif
|
1028 | 060366c5 | bellard | ret = -ret; |
1029 | 060366c5 | bellard | } else {
|
1030 | 992f48a0 | blueswir1 | #if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)
|
1031 | 27908725 | bellard | env->xcc &= ~PSR_CARRY; |
1032 | 27908725 | bellard | #else
|
1033 | 060366c5 | bellard | env->psr &= ~PSR_CARRY; |
1034 | 27908725 | bellard | #endif
|
1035 | 060366c5 | bellard | } |
1036 | 060366c5 | bellard | env->regwptr[0] = ret;
|
1037 | 060366c5 | bellard | /* next instruction */
|
1038 | 060366c5 | bellard | env->pc = env->npc; |
1039 | 060366c5 | bellard | env->npc = env->npc + 4;
|
1040 | 060366c5 | bellard | break;
|
1041 | 060366c5 | bellard | case 0x83: /* flush windows */ |
1042 | 992f48a0 | blueswir1 | #ifdef TARGET_ABI32
|
1043 | 992f48a0 | blueswir1 | case 0x103: |
1044 | 992f48a0 | blueswir1 | #endif
|
1045 | 2623cbaf | bellard | flush_windows(env); |
1046 | 060366c5 | bellard | /* next instruction */
|
1047 | 060366c5 | bellard | env->pc = env->npc; |
1048 | 060366c5 | bellard | env->npc = env->npc + 4;
|
1049 | 060366c5 | bellard | break;
|
1050 | 3475187d | bellard | #ifndef TARGET_SPARC64
|
1051 | 060366c5 | bellard | case TT_WIN_OVF: /* window overflow */ |
1052 | 060366c5 | bellard | save_window(env); |
1053 | 060366c5 | bellard | break;
|
1054 | 060366c5 | bellard | case TT_WIN_UNF: /* window underflow */ |
1055 | 060366c5 | bellard | restore_window(env); |
1056 | 060366c5 | bellard | break;
|
1057 | 61ff6f58 | bellard | case TT_TFAULT:
|
1058 | 61ff6f58 | bellard | case TT_DFAULT:
|
1059 | 61ff6f58 | bellard | { |
1060 | 61ff6f58 | bellard | info.si_signo = SIGSEGV; |
1061 | 61ff6f58 | bellard | info.si_errno = 0;
|
1062 | 61ff6f58 | bellard | /* XXX: check env->error_code */
|
1063 | 61ff6f58 | bellard | info.si_code = TARGET_SEGV_MAPERR; |
1064 | 61ff6f58 | bellard | info._sifields._sigfault._addr = env->mmuregs[4];
|
1065 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
1066 | 61ff6f58 | bellard | } |
1067 | 61ff6f58 | bellard | break;
|
1068 | 3475187d | bellard | #else
|
1069 | 5ef54116 | bellard | case TT_SPILL: /* window overflow */ |
1070 | 5ef54116 | bellard | save_window(env); |
1071 | 5ef54116 | bellard | break;
|
1072 | 5ef54116 | bellard | case TT_FILL: /* window underflow */ |
1073 | 5ef54116 | bellard | restore_window(env); |
1074 | 5ef54116 | bellard | break;
|
1075 | 7f84a729 | blueswir1 | case TT_TFAULT:
|
1076 | 7f84a729 | blueswir1 | case TT_DFAULT:
|
1077 | 7f84a729 | blueswir1 | { |
1078 | 7f84a729 | blueswir1 | info.si_signo = SIGSEGV; |
1079 | 7f84a729 | blueswir1 | info.si_errno = 0;
|
1080 | 7f84a729 | blueswir1 | /* XXX: check env->error_code */
|
1081 | 7f84a729 | blueswir1 | info.si_code = TARGET_SEGV_MAPERR; |
1082 | 7f84a729 | blueswir1 | if (trapnr == TT_DFAULT)
|
1083 | 7f84a729 | blueswir1 | info._sifields._sigfault._addr = env->dmmuregs[4];
|
1084 | 7f84a729 | blueswir1 | else
|
1085 | 8194f35a | Igor Kovalenko | info._sifields._sigfault._addr = cpu_tsptr(env)->tpc; |
1086 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
1087 | 7f84a729 | blueswir1 | } |
1088 | 7f84a729 | blueswir1 | break;
|
1089 | 27524dc3 | bellard | #ifndef TARGET_ABI32
|
1090 | 5bfb56b2 | blueswir1 | case 0x16e: |
1091 | 5bfb56b2 | blueswir1 | flush_windows(env); |
1092 | 5bfb56b2 | blueswir1 | sparc64_get_context(env); |
1093 | 5bfb56b2 | blueswir1 | break;
|
1094 | 5bfb56b2 | blueswir1 | case 0x16f: |
1095 | 5bfb56b2 | blueswir1 | flush_windows(env); |
1096 | 5bfb56b2 | blueswir1 | sparc64_set_context(env); |
1097 | 5bfb56b2 | blueswir1 | break;
|
1098 | 3475187d | bellard | #endif
|
1099 | 27524dc3 | bellard | #endif
|
1100 | 48dc41eb | bellard | case EXCP_INTERRUPT:
|
1101 | 48dc41eb | bellard | /* just indicate that signals should be handled asap */
|
1102 | 48dc41eb | bellard | break;
|
1103 | 1fddef4b | bellard | case EXCP_DEBUG:
|
1104 | 1fddef4b | bellard | { |
1105 | 1fddef4b | bellard | int sig;
|
1106 | 1fddef4b | bellard | |
1107 | 1fddef4b | bellard | sig = gdb_handlesig (env, TARGET_SIGTRAP); |
1108 | 1fddef4b | bellard | if (sig)
|
1109 | 1fddef4b | bellard | { |
1110 | 1fddef4b | bellard | info.si_signo = sig; |
1111 | 1fddef4b | bellard | info.si_errno = 0;
|
1112 | 1fddef4b | bellard | info.si_code = TARGET_TRAP_BRKPT; |
1113 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
1114 | 1fddef4b | bellard | } |
1115 | 1fddef4b | bellard | } |
1116 | 1fddef4b | bellard | break;
|
1117 | 060366c5 | bellard | default:
|
1118 | 060366c5 | bellard | printf ("Unhandled trap: 0x%x\n", trapnr);
|
1119 | 7fe48483 | bellard | cpu_dump_state(env, stderr, fprintf, 0);
|
1120 | 060366c5 | bellard | exit (1);
|
1121 | 060366c5 | bellard | } |
1122 | 060366c5 | bellard | process_pending_signals (env); |
1123 | 060366c5 | bellard | } |
1124 | 93ac68bc | bellard | } |
1125 | 93ac68bc | bellard | |
1126 | 93ac68bc | bellard | #endif
|
1127 | 93ac68bc | bellard | |
1128 | 67867308 | bellard | #ifdef TARGET_PPC
|
1129 | 9fddaa0c | bellard | static inline uint64_t cpu_ppc_get_tb (CPUState *env) |
1130 | 9fddaa0c | bellard | { |
1131 | 9fddaa0c | bellard | /* TO FIX */
|
1132 | 9fddaa0c | bellard | return 0; |
1133 | 9fddaa0c | bellard | } |
1134 | 3b46e624 | ths | |
1135 | e3ea6529 | Alexander Graf | uint64_t cpu_ppc_load_tbl (CPUState *env) |
1136 | 9fddaa0c | bellard | { |
1137 | e3ea6529 | Alexander Graf | return cpu_ppc_get_tb(env);
|
1138 | 9fddaa0c | bellard | } |
1139 | 3b46e624 | ths | |
1140 | 9fddaa0c | bellard | uint32_t cpu_ppc_load_tbu (CPUState *env) |
1141 | 9fddaa0c | bellard | { |
1142 | 9fddaa0c | bellard | return cpu_ppc_get_tb(env) >> 32; |
1143 | 9fddaa0c | bellard | } |
1144 | 3b46e624 | ths | |
1145 | b711de95 | Aurelien Jarno | uint64_t cpu_ppc_load_atbl (CPUState *env) |
1146 | 9fddaa0c | bellard | { |
1147 | b711de95 | Aurelien Jarno | return cpu_ppc_get_tb(env);
|
1148 | 9fddaa0c | bellard | } |
1149 | 5fafdf24 | ths | |
1150 | a062e36c | j_mayer | uint32_t cpu_ppc_load_atbu (CPUState *env) |
1151 | 9fddaa0c | bellard | { |
1152 | a062e36c | j_mayer | return cpu_ppc_get_tb(env) >> 32; |
1153 | 9fddaa0c | bellard | } |
1154 | 76a66253 | j_mayer | |
1155 | 76a66253 | j_mayer | uint32_t cpu_ppc601_load_rtcu (CPUState *env) |
1156 | 76a66253 | j_mayer | __attribute__ (( alias ("cpu_ppc_load_tbu") ));
|
1157 | 76a66253 | j_mayer | |
1158 | 76a66253 | j_mayer | uint32_t cpu_ppc601_load_rtcl (CPUState *env) |
1159 | 9fddaa0c | bellard | { |
1160 | 76a66253 | j_mayer | return cpu_ppc_load_tbl(env) & 0x3FFFFF80; |
1161 | 9fddaa0c | bellard | } |
1162 | 76a66253 | j_mayer | |
1163 | a750fc0b | j_mayer | /* XXX: to be fixed */
|
1164 | 73b01960 | Alexander Graf | int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, uint32_t *valp) |
1165 | a750fc0b | j_mayer | { |
1166 | a750fc0b | j_mayer | return -1; |
1167 | a750fc0b | j_mayer | } |
1168 | a750fc0b | j_mayer | |
1169 | 73b01960 | Alexander Graf | int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, uint32_t val) |
1170 | a750fc0b | j_mayer | { |
1171 | a750fc0b | j_mayer | return -1; |
1172 | a750fc0b | j_mayer | } |
1173 | a750fc0b | j_mayer | |
1174 | 001faf32 | Blue Swirl | #define EXCP_DUMP(env, fmt, ...) \
|
1175 | 001faf32 | Blue Swirl | do { \
|
1176 | 001faf32 | Blue Swirl | fprintf(stderr, fmt , ## __VA_ARGS__); \ |
1177 | 001faf32 | Blue Swirl | cpu_dump_state(env, stderr, fprintf, 0); \
|
1178 | 001faf32 | Blue Swirl | qemu_log(fmt, ## __VA_ARGS__); \ |
1179 | 430c7ec7 | malc | if (logfile) \
|
1180 | 430c7ec7 | malc | log_cpu_state(env, 0); \
|
1181 | e1833e1f | j_mayer | } while (0) |
1182 | e1833e1f | j_mayer | |
1183 | 56f066bb | Nathan Froyd | static int do_store_exclusive(CPUPPCState *env) |
1184 | 56f066bb | Nathan Froyd | { |
1185 | 56f066bb | Nathan Froyd | target_ulong addr; |
1186 | 56f066bb | Nathan Froyd | target_ulong page_addr; |
1187 | 56f066bb | Nathan Froyd | target_ulong val; |
1188 | 56f066bb | Nathan Froyd | int flags;
|
1189 | 56f066bb | Nathan Froyd | int segv = 0; |
1190 | 56f066bb | Nathan Froyd | |
1191 | 56f066bb | Nathan Froyd | addr = env->reserve_ea; |
1192 | 56f066bb | Nathan Froyd | page_addr = addr & TARGET_PAGE_MASK; |
1193 | 56f066bb | Nathan Froyd | start_exclusive(); |
1194 | 56f066bb | Nathan Froyd | mmap_lock(); |
1195 | 56f066bb | Nathan Froyd | flags = page_get_flags(page_addr); |
1196 | 56f066bb | Nathan Froyd | if ((flags & PAGE_READ) == 0) { |
1197 | 56f066bb | Nathan Froyd | segv = 1;
|
1198 | 56f066bb | Nathan Froyd | } else {
|
1199 | 56f066bb | Nathan Froyd | int reg = env->reserve_info & 0x1f; |
1200 | 56f066bb | Nathan Froyd | int size = (env->reserve_info >> 5) & 0xf; |
1201 | 56f066bb | Nathan Froyd | int stored = 0; |
1202 | 56f066bb | Nathan Froyd | |
1203 | 56f066bb | Nathan Froyd | if (addr == env->reserve_addr) {
|
1204 | 56f066bb | Nathan Froyd | switch (size) {
|
1205 | 56f066bb | Nathan Froyd | case 1: segv = get_user_u8(val, addr); break; |
1206 | 56f066bb | Nathan Froyd | case 2: segv = get_user_u16(val, addr); break; |
1207 | 56f066bb | Nathan Froyd | case 4: segv = get_user_u32(val, addr); break; |
1208 | 56f066bb | Nathan Froyd | #if defined(TARGET_PPC64)
|
1209 | 56f066bb | Nathan Froyd | case 8: segv = get_user_u64(val, addr); break; |
1210 | 56f066bb | Nathan Froyd | #endif
|
1211 | 56f066bb | Nathan Froyd | default: abort();
|
1212 | 56f066bb | Nathan Froyd | } |
1213 | 56f066bb | Nathan Froyd | if (!segv && val == env->reserve_val) {
|
1214 | 56f066bb | Nathan Froyd | val = env->gpr[reg]; |
1215 | 56f066bb | Nathan Froyd | switch (size) {
|
1216 | 56f066bb | Nathan Froyd | case 1: segv = put_user_u8(val, addr); break; |
1217 | 56f066bb | Nathan Froyd | case 2: segv = put_user_u16(val, addr); break; |
1218 | 56f066bb | Nathan Froyd | case 4: segv = put_user_u32(val, addr); break; |
1219 | 56f066bb | Nathan Froyd | #if defined(TARGET_PPC64)
|
1220 | 56f066bb | Nathan Froyd | case 8: segv = put_user_u64(val, addr); break; |
1221 | 56f066bb | Nathan Froyd | #endif
|
1222 | 56f066bb | Nathan Froyd | default: abort();
|
1223 | 56f066bb | Nathan Froyd | } |
1224 | 56f066bb | Nathan Froyd | if (!segv) {
|
1225 | 56f066bb | Nathan Froyd | stored = 1;
|
1226 | 56f066bb | Nathan Froyd | } |
1227 | 56f066bb | Nathan Froyd | } |
1228 | 56f066bb | Nathan Froyd | } |
1229 | 56f066bb | Nathan Froyd | env->crf[0] = (stored << 1) | xer_so; |
1230 | 56f066bb | Nathan Froyd | env->reserve_addr = (target_ulong)-1;
|
1231 | 56f066bb | Nathan Froyd | } |
1232 | 56f066bb | Nathan Froyd | if (!segv) {
|
1233 | 56f066bb | Nathan Froyd | env->nip += 4;
|
1234 | 56f066bb | Nathan Froyd | } |
1235 | 56f066bb | Nathan Froyd | mmap_unlock(); |
1236 | 56f066bb | Nathan Froyd | end_exclusive(); |
1237 | 56f066bb | Nathan Froyd | return segv;
|
1238 | 56f066bb | Nathan Froyd | } |
1239 | 56f066bb | Nathan Froyd | |
1240 | 67867308 | bellard | void cpu_loop(CPUPPCState *env)
|
1241 | 67867308 | bellard | { |
1242 | c227f099 | Anthony Liguori | target_siginfo_t info; |
1243 | 61190b14 | bellard | int trapnr;
|
1244 | 61190b14 | bellard | uint32_t ret; |
1245 | 3b46e624 | ths | |
1246 | 67867308 | bellard | for(;;) {
|
1247 | 56f066bb | Nathan Froyd | cpu_exec_start(env); |
1248 | 67867308 | bellard | trapnr = cpu_ppc_exec(env); |
1249 | 56f066bb | Nathan Froyd | cpu_exec_end(env); |
1250 | 67867308 | bellard | switch(trapnr) {
|
1251 | e1833e1f | j_mayer | case POWERPC_EXCP_NONE:
|
1252 | e1833e1f | j_mayer | /* Just go on */
|
1253 | 67867308 | bellard | break;
|
1254 | e1833e1f | j_mayer | case POWERPC_EXCP_CRITICAL: /* Critical input */ |
1255 | e1833e1f | j_mayer | cpu_abort(env, "Critical interrupt while in user mode. "
|
1256 | e1833e1f | j_mayer | "Aborting\n");
|
1257 | 61190b14 | bellard | break;
|
1258 | e1833e1f | j_mayer | case POWERPC_EXCP_MCHECK: /* Machine check exception */ |
1259 | e1833e1f | j_mayer | cpu_abort(env, "Machine check exception while in user mode. "
|
1260 | e1833e1f | j_mayer | "Aborting\n");
|
1261 | e1833e1f | j_mayer | break;
|
1262 | e1833e1f | j_mayer | case POWERPC_EXCP_DSI: /* Data storage exception */ |
1263 | 90e189ec | Blue Swirl | EXCP_DUMP(env, "Invalid data memory access: 0x" TARGET_FMT_lx "\n", |
1264 | e1833e1f | j_mayer | env->spr[SPR_DAR]); |
1265 | e1833e1f | j_mayer | /* XXX: check this. Seems bugged */
|
1266 | 2be0071f | bellard | switch (env->error_code & 0xFF000000) { |
1267 | 2be0071f | bellard | case 0x40000000: |
1268 | 61190b14 | bellard | info.si_signo = TARGET_SIGSEGV; |
1269 | 61190b14 | bellard | info.si_errno = 0;
|
1270 | 61190b14 | bellard | info.si_code = TARGET_SEGV_MAPERR; |
1271 | 61190b14 | bellard | break;
|
1272 | 2be0071f | bellard | case 0x04000000: |
1273 | 61190b14 | bellard | info.si_signo = TARGET_SIGILL; |
1274 | 61190b14 | bellard | info.si_errno = 0;
|
1275 | 61190b14 | bellard | info.si_code = TARGET_ILL_ILLADR; |
1276 | 61190b14 | bellard | break;
|
1277 | 2be0071f | bellard | case 0x08000000: |
1278 | 61190b14 | bellard | info.si_signo = TARGET_SIGSEGV; |
1279 | 61190b14 | bellard | info.si_errno = 0;
|
1280 | 61190b14 | bellard | info.si_code = TARGET_SEGV_ACCERR; |
1281 | 61190b14 | bellard | break;
|
1282 | 61190b14 | bellard | default:
|
1283 | 61190b14 | bellard | /* Let's send a regular segfault... */
|
1284 | e1833e1f | j_mayer | EXCP_DUMP(env, "Invalid segfault errno (%02x)\n",
|
1285 | e1833e1f | j_mayer | env->error_code); |
1286 | 61190b14 | bellard | info.si_signo = TARGET_SIGSEGV; |
1287 | 61190b14 | bellard | info.si_errno = 0;
|
1288 | 61190b14 | bellard | info.si_code = TARGET_SEGV_MAPERR; |
1289 | 61190b14 | bellard | break;
|
1290 | 61190b14 | bellard | } |
1291 | 67867308 | bellard | info._sifields._sigfault._addr = env->nip; |
1292 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
1293 | 67867308 | bellard | break;
|
1294 | e1833e1f | j_mayer | case POWERPC_EXCP_ISI: /* Instruction storage exception */ |
1295 | 90e189ec | Blue Swirl | EXCP_DUMP(env, "Invalid instruction fetch: 0x\n" TARGET_FMT_lx
|
1296 | 90e189ec | Blue Swirl | "\n", env->spr[SPR_SRR0]);
|
1297 | e1833e1f | j_mayer | /* XXX: check this */
|
1298 | 2be0071f | bellard | switch (env->error_code & 0xFF000000) { |
1299 | 2be0071f | bellard | case 0x40000000: |
1300 | 61190b14 | bellard | info.si_signo = TARGET_SIGSEGV; |
1301 | 67867308 | bellard | info.si_errno = 0;
|
1302 | 61190b14 | bellard | info.si_code = TARGET_SEGV_MAPERR; |
1303 | 61190b14 | bellard | break;
|
1304 | 2be0071f | bellard | case 0x10000000: |
1305 | 2be0071f | bellard | case 0x08000000: |
1306 | 61190b14 | bellard | info.si_signo = TARGET_SIGSEGV; |
1307 | 61190b14 | bellard | info.si_errno = 0;
|
1308 | 61190b14 | bellard | info.si_code = TARGET_SEGV_ACCERR; |
1309 | 61190b14 | bellard | break;
|
1310 | 61190b14 | bellard | default:
|
1311 | 61190b14 | bellard | /* Let's send a regular segfault... */
|
1312 | e1833e1f | j_mayer | EXCP_DUMP(env, "Invalid segfault errno (%02x)\n",
|
1313 | e1833e1f | j_mayer | env->error_code); |
1314 | 61190b14 | bellard | info.si_signo = TARGET_SIGSEGV; |
1315 | 61190b14 | bellard | info.si_errno = 0;
|
1316 | 61190b14 | bellard | info.si_code = TARGET_SEGV_MAPERR; |
1317 | 61190b14 | bellard | break;
|
1318 | 61190b14 | bellard | } |
1319 | 61190b14 | bellard | info._sifields._sigfault._addr = env->nip - 4;
|
1320 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
1321 | 67867308 | bellard | break;
|
1322 | e1833e1f | j_mayer | case POWERPC_EXCP_EXTERNAL: /* External input */ |
1323 | e1833e1f | j_mayer | cpu_abort(env, "External interrupt while in user mode. "
|
1324 | e1833e1f | j_mayer | "Aborting\n");
|
1325 | e1833e1f | j_mayer | break;
|
1326 | e1833e1f | j_mayer | case POWERPC_EXCP_ALIGN: /* Alignment exception */ |
1327 | e1833e1f | j_mayer | EXCP_DUMP(env, "Unaligned memory access\n");
|
1328 | e1833e1f | j_mayer | /* XXX: check this */
|
1329 | 61190b14 | bellard | info.si_signo = TARGET_SIGBUS; |
1330 | 67867308 | bellard | info.si_errno = 0;
|
1331 | 61190b14 | bellard | info.si_code = TARGET_BUS_ADRALN; |
1332 | 61190b14 | bellard | info._sifields._sigfault._addr = env->nip - 4;
|
1333 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
1334 | 67867308 | bellard | break;
|
1335 | e1833e1f | j_mayer | case POWERPC_EXCP_PROGRAM: /* Program exception */ |
1336 | e1833e1f | j_mayer | /* XXX: check this */
|
1337 | 61190b14 | bellard | switch (env->error_code & ~0xF) { |
1338 | e1833e1f | j_mayer | case POWERPC_EXCP_FP:
|
1339 | e1833e1f | j_mayer | EXCP_DUMP(env, "Floating point program exception\n");
|
1340 | 61190b14 | bellard | info.si_signo = TARGET_SIGFPE; |
1341 | 61190b14 | bellard | info.si_errno = 0;
|
1342 | 61190b14 | bellard | switch (env->error_code & 0xF) { |
1343 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_OX:
|
1344 | 61190b14 | bellard | info.si_code = TARGET_FPE_FLTOVF; |
1345 | 61190b14 | bellard | break;
|
1346 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_UX:
|
1347 | 61190b14 | bellard | info.si_code = TARGET_FPE_FLTUND; |
1348 | 61190b14 | bellard | break;
|
1349 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_ZX:
|
1350 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_VXZDZ:
|
1351 | 61190b14 | bellard | info.si_code = TARGET_FPE_FLTDIV; |
1352 | 61190b14 | bellard | break;
|
1353 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_XX:
|
1354 | 61190b14 | bellard | info.si_code = TARGET_FPE_FLTRES; |
1355 | 61190b14 | bellard | break;
|
1356 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_VXSOFT:
|
1357 | 61190b14 | bellard | info.si_code = TARGET_FPE_FLTINV; |
1358 | 61190b14 | bellard | break;
|
1359 | 7c58044c | j_mayer | case POWERPC_EXCP_FP_VXSNAN:
|
1360 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_VXISI:
|
1361 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_VXIDI:
|
1362 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_VXIMZ:
|
1363 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_VXVC:
|
1364 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_VXSQRT:
|
1365 | e1833e1f | j_mayer | case POWERPC_EXCP_FP_VXCVI:
|
1366 | 61190b14 | bellard | info.si_code = TARGET_FPE_FLTSUB; |
1367 | 61190b14 | bellard | break;
|
1368 | 61190b14 | bellard | default:
|
1369 | e1833e1f | j_mayer | EXCP_DUMP(env, "Unknown floating point exception (%02x)\n",
|
1370 | e1833e1f | j_mayer | env->error_code); |
1371 | e1833e1f | j_mayer | break;
|
1372 | 61190b14 | bellard | } |
1373 | e1833e1f | j_mayer | break;
|
1374 | e1833e1f | j_mayer | case POWERPC_EXCP_INVAL:
|
1375 | e1833e1f | j_mayer | EXCP_DUMP(env, "Invalid instruction\n");
|
1376 | 61190b14 | bellard | info.si_signo = TARGET_SIGILL; |
1377 | 61190b14 | bellard | info.si_errno = 0;
|
1378 | 61190b14 | bellard | switch (env->error_code & 0xF) { |
1379 | e1833e1f | j_mayer | case POWERPC_EXCP_INVAL_INVAL:
|
1380 | 61190b14 | bellard | info.si_code = TARGET_ILL_ILLOPC; |
1381 | 61190b14 | bellard | break;
|
1382 | e1833e1f | j_mayer | case POWERPC_EXCP_INVAL_LSWX:
|
1383 | a750fc0b | j_mayer | info.si_code = TARGET_ILL_ILLOPN; |
1384 | 61190b14 | bellard | break;
|
1385 | e1833e1f | j_mayer | case POWERPC_EXCP_INVAL_SPR:
|
1386 | 61190b14 | bellard | info.si_code = TARGET_ILL_PRVREG; |
1387 | 61190b14 | bellard | break;
|
1388 | e1833e1f | j_mayer | case POWERPC_EXCP_INVAL_FP:
|
1389 | 61190b14 | bellard | info.si_code = TARGET_ILL_COPROC; |
1390 | 61190b14 | bellard | break;
|
1391 | 61190b14 | bellard | default:
|
1392 | e1833e1f | j_mayer | EXCP_DUMP(env, "Unknown invalid operation (%02x)\n",
|
1393 | e1833e1f | j_mayer | env->error_code & 0xF);
|
1394 | 61190b14 | bellard | info.si_code = TARGET_ILL_ILLADR; |
1395 | 61190b14 | bellard | break;
|
1396 | 61190b14 | bellard | } |
1397 | 61190b14 | bellard | break;
|
1398 | e1833e1f | j_mayer | case POWERPC_EXCP_PRIV:
|
1399 | e1833e1f | j_mayer | EXCP_DUMP(env, "Privilege violation\n");
|
1400 | 61190b14 | bellard | info.si_signo = TARGET_SIGILL; |
1401 | 61190b14 | bellard | info.si_errno = 0;
|
1402 | 61190b14 | bellard | switch (env->error_code & 0xF) { |
1403 | e1833e1f | j_mayer | case POWERPC_EXCP_PRIV_OPC:
|
1404 | 61190b14 | bellard | info.si_code = TARGET_ILL_PRVOPC; |
1405 | 61190b14 | bellard | break;
|
1406 | e1833e1f | j_mayer | case POWERPC_EXCP_PRIV_REG:
|
1407 | 61190b14 | bellard | info.si_code = TARGET_ILL_PRVREG; |
1408 | e1833e1f | j_mayer | break;
|
1409 | 61190b14 | bellard | default:
|
1410 | e1833e1f | j_mayer | EXCP_DUMP(env, "Unknown privilege violation (%02x)\n",
|
1411 | e1833e1f | j_mayer | env->error_code & 0xF);
|
1412 | 61190b14 | bellard | info.si_code = TARGET_ILL_PRVOPC; |
1413 | 61190b14 | bellard | break;
|
1414 | 61190b14 | bellard | } |
1415 | 61190b14 | bellard | break;
|
1416 | e1833e1f | j_mayer | case POWERPC_EXCP_TRAP:
|
1417 | e1833e1f | j_mayer | cpu_abort(env, "Tried to call a TRAP\n");
|
1418 | e1833e1f | j_mayer | break;
|
1419 | 61190b14 | bellard | default:
|
1420 | 61190b14 | bellard | /* Should not happen ! */
|
1421 | e1833e1f | j_mayer | cpu_abort(env, "Unknown program exception (%02x)\n",
|
1422 | e1833e1f | j_mayer | env->error_code); |
1423 | e1833e1f | j_mayer | break;
|
1424 | 61190b14 | bellard | } |
1425 | 61190b14 | bellard | info._sifields._sigfault._addr = env->nip - 4;
|
1426 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
1427 | 67867308 | bellard | break;
|
1428 | e1833e1f | j_mayer | case POWERPC_EXCP_FPU: /* Floating-point unavailable exception */ |
1429 | e1833e1f | j_mayer | EXCP_DUMP(env, "No floating point allowed\n");
|
1430 | 61190b14 | bellard | info.si_signo = TARGET_SIGILL; |
1431 | 67867308 | bellard | info.si_errno = 0;
|
1432 | 61190b14 | bellard | info.si_code = TARGET_ILL_COPROC; |
1433 | 61190b14 | bellard | info._sifields._sigfault._addr = env->nip - 4;
|
1434 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
1435 | 67867308 | bellard | break;
|
1436 | e1833e1f | j_mayer | case POWERPC_EXCP_SYSCALL: /* System call exception */ |
1437 | e1833e1f | j_mayer | cpu_abort(env, "Syscall exception while in user mode. "
|
1438 | e1833e1f | j_mayer | "Aborting\n");
|
1439 | 61190b14 | bellard | break;
|
1440 | e1833e1f | j_mayer | case POWERPC_EXCP_APU: /* Auxiliary processor unavailable */ |
1441 | e1833e1f | j_mayer | EXCP_DUMP(env, "No APU instruction allowed\n");
|
1442 | e1833e1f | j_mayer | info.si_signo = TARGET_SIGILL; |
1443 | e1833e1f | j_mayer | info.si_errno = 0;
|
1444 | e1833e1f | j_mayer | info.si_code = TARGET_ILL_COPROC; |
1445 | e1833e1f | j_mayer | info._sifields._sigfault._addr = env->nip - 4;
|
1446 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
1447 | 61190b14 | bellard | break;
|
1448 | e1833e1f | j_mayer | case POWERPC_EXCP_DECR: /* Decrementer exception */ |
1449 | e1833e1f | j_mayer | cpu_abort(env, "Decrementer interrupt while in user mode. "
|
1450 | e1833e1f | j_mayer | "Aborting\n");
|
1451 | 61190b14 | bellard | break;
|
1452 | e1833e1f | j_mayer | case POWERPC_EXCP_FIT: /* Fixed-interval timer interrupt */ |
1453 | e1833e1f | j_mayer | cpu_abort(env, "Fix interval timer interrupt while in user mode. "
|
1454 | e1833e1f | j_mayer | "Aborting\n");
|
1455 | e1833e1f | j_mayer | break;
|
1456 | e1833e1f | j_mayer | case POWERPC_EXCP_WDT: /* Watchdog timer interrupt */ |
1457 | e1833e1f | j_mayer | cpu_abort(env, "Watchdog timer interrupt while in user mode. "
|
1458 | e1833e1f | j_mayer | "Aborting\n");
|
1459 | e1833e1f | j_mayer | break;
|
1460 | e1833e1f | j_mayer | case POWERPC_EXCP_DTLB: /* Data TLB error */ |
1461 | e1833e1f | j_mayer | cpu_abort(env, "Data TLB exception while in user mode. "
|
1462 | e1833e1f | j_mayer | "Aborting\n");
|
1463 | e1833e1f | j_mayer | break;
|
1464 | e1833e1f | j_mayer | case POWERPC_EXCP_ITLB: /* Instruction TLB error */ |
1465 | e1833e1f | j_mayer | cpu_abort(env, "Instruction TLB exception while in user mode. "
|
1466 | e1833e1f | j_mayer | "Aborting\n");
|
1467 | e1833e1f | j_mayer | break;
|
1468 | e1833e1f | j_mayer | case POWERPC_EXCP_SPEU: /* SPE/embedded floating-point unavail. */ |
1469 | e1833e1f | j_mayer | EXCP_DUMP(env, "No SPE/floating-point instruction allowed\n");
|
1470 | e1833e1f | j_mayer | info.si_signo = TARGET_SIGILL; |
1471 | e1833e1f | j_mayer | info.si_errno = 0;
|
1472 | e1833e1f | j_mayer | info.si_code = TARGET_ILL_COPROC; |
1473 | e1833e1f | j_mayer | info._sifields._sigfault._addr = env->nip - 4;
|
1474 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
1475 | e1833e1f | j_mayer | break;
|
1476 | e1833e1f | j_mayer | case POWERPC_EXCP_EFPDI: /* Embedded floating-point data IRQ */ |
1477 | e1833e1f | j_mayer | cpu_abort(env, "Embedded floating-point data IRQ not handled\n");
|
1478 | e1833e1f | j_mayer | break;
|
1479 | e1833e1f | j_mayer | case POWERPC_EXCP_EFPRI: /* Embedded floating-point round IRQ */ |
1480 | e1833e1f | j_mayer | cpu_abort(env, "Embedded floating-point round IRQ not handled\n");
|
1481 | e1833e1f | j_mayer | break;
|
1482 | e1833e1f | j_mayer | case POWERPC_EXCP_EPERFM: /* Embedded performance monitor IRQ */ |
1483 | e1833e1f | j_mayer | cpu_abort(env, "Performance monitor exception not handled\n");
|
1484 | e1833e1f | j_mayer | break;
|
1485 | e1833e1f | j_mayer | case POWERPC_EXCP_DOORI: /* Embedded doorbell interrupt */ |
1486 | e1833e1f | j_mayer | cpu_abort(env, "Doorbell interrupt while in user mode. "
|
1487 | e1833e1f | j_mayer | "Aborting\n");
|
1488 | e1833e1f | j_mayer | break;
|
1489 | e1833e1f | j_mayer | case POWERPC_EXCP_DOORCI: /* Embedded doorbell critical interrupt */ |
1490 | e1833e1f | j_mayer | cpu_abort(env, "Doorbell critical interrupt while in user mode. "
|
1491 | e1833e1f | j_mayer | "Aborting\n");
|
1492 | e1833e1f | j_mayer | break;
|
1493 | e1833e1f | j_mayer | case POWERPC_EXCP_RESET: /* System reset exception */ |
1494 | e1833e1f | j_mayer | cpu_abort(env, "Reset interrupt while in user mode. "
|
1495 | e1833e1f | j_mayer | "Aborting\n");
|
1496 | e1833e1f | j_mayer | break;
|
1497 | e1833e1f | j_mayer | case POWERPC_EXCP_DSEG: /* Data segment exception */ |
1498 | e1833e1f | j_mayer | cpu_abort(env, "Data segment exception while in user mode. "
|
1499 | e1833e1f | j_mayer | "Aborting\n");
|
1500 | e1833e1f | j_mayer | break;
|
1501 | e1833e1f | j_mayer | case POWERPC_EXCP_ISEG: /* Instruction segment exception */ |
1502 | e1833e1f | j_mayer | cpu_abort(env, "Instruction segment exception "
|
1503 | e1833e1f | j_mayer | "while in user mode. Aborting\n");
|
1504 | e1833e1f | j_mayer | break;
|
1505 | e85e7c6e | j_mayer | /* PowerPC 64 with hypervisor mode support */
|
1506 | e1833e1f | j_mayer | case POWERPC_EXCP_HDECR: /* Hypervisor decrementer exception */ |
1507 | e1833e1f | j_mayer | cpu_abort(env, "Hypervisor decrementer interrupt "
|
1508 | e1833e1f | j_mayer | "while in user mode. Aborting\n");
|
1509 | e1833e1f | j_mayer | break;
|
1510 | e1833e1f | j_mayer | case POWERPC_EXCP_TRACE: /* Trace exception */ |
1511 | e1833e1f | j_mayer | /* Nothing to do:
|
1512 | e1833e1f | j_mayer | * we use this exception to emulate step-by-step execution mode.
|
1513 | e1833e1f | j_mayer | */
|
1514 | e1833e1f | j_mayer | break;
|
1515 | e85e7c6e | j_mayer | /* PowerPC 64 with hypervisor mode support */
|
1516 | e1833e1f | j_mayer | case POWERPC_EXCP_HDSI: /* Hypervisor data storage exception */ |
1517 | e1833e1f | j_mayer | cpu_abort(env, "Hypervisor data storage exception "
|
1518 | e1833e1f | j_mayer | "while in user mode. Aborting\n");
|
1519 | e1833e1f | j_mayer | break;
|
1520 | e1833e1f | j_mayer | case POWERPC_EXCP_HISI: /* Hypervisor instruction storage excp */ |
1521 | e1833e1f | j_mayer | cpu_abort(env, "Hypervisor instruction storage exception "
|
1522 | e1833e1f | j_mayer | "while in user mode. Aborting\n");
|
1523 | e1833e1f | j_mayer | break;
|
1524 | e1833e1f | j_mayer | case POWERPC_EXCP_HDSEG: /* Hypervisor data segment exception */ |
1525 | e1833e1f | j_mayer | cpu_abort(env, "Hypervisor data segment exception "
|
1526 | e1833e1f | j_mayer | "while in user mode. Aborting\n");
|
1527 | e1833e1f | j_mayer | break;
|
1528 | e1833e1f | j_mayer | case POWERPC_EXCP_HISEG: /* Hypervisor instruction segment excp */ |
1529 | e1833e1f | j_mayer | cpu_abort(env, "Hypervisor instruction segment exception "
|
1530 | e1833e1f | j_mayer | "while in user mode. Aborting\n");
|
1531 | e1833e1f | j_mayer | break;
|
1532 | e1833e1f | j_mayer | case POWERPC_EXCP_VPU: /* Vector unavailable exception */ |
1533 | e1833e1f | j_mayer | EXCP_DUMP(env, "No Altivec instructions allowed\n");
|
1534 | e1833e1f | j_mayer | info.si_signo = TARGET_SIGILL; |
1535 | e1833e1f | j_mayer | info.si_errno = 0;
|
1536 | e1833e1f | j_mayer | info.si_code = TARGET_ILL_COPROC; |
1537 | e1833e1f | j_mayer | info._sifields._sigfault._addr = env->nip - 4;
|
1538 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
1539 | e1833e1f | j_mayer | break;
|
1540 | e1833e1f | j_mayer | case POWERPC_EXCP_PIT: /* Programmable interval timer IRQ */ |
1541 | e1833e1f | j_mayer | cpu_abort(env, "Programable interval timer interrupt "
|
1542 | e1833e1f | j_mayer | "while in user mode. Aborting\n");
|
1543 | e1833e1f | j_mayer | break;
|
1544 | e1833e1f | j_mayer | case POWERPC_EXCP_IO: /* IO error exception */ |
1545 | e1833e1f | j_mayer | cpu_abort(env, "IO error exception while in user mode. "
|
1546 | e1833e1f | j_mayer | "Aborting\n");
|
1547 | e1833e1f | j_mayer | break;
|
1548 | e1833e1f | j_mayer | case POWERPC_EXCP_RUNM: /* Run mode exception */ |
1549 | e1833e1f | j_mayer | cpu_abort(env, "Run mode exception while in user mode. "
|
1550 | e1833e1f | j_mayer | "Aborting\n");
|
1551 | e1833e1f | j_mayer | break;
|
1552 | e1833e1f | j_mayer | case POWERPC_EXCP_EMUL: /* Emulation trap exception */ |
1553 | e1833e1f | j_mayer | cpu_abort(env, "Emulation trap exception not handled\n");
|
1554 | e1833e1f | j_mayer | break;
|
1555 | e1833e1f | j_mayer | case POWERPC_EXCP_IFTLB: /* Instruction fetch TLB error */ |
1556 | e1833e1f | j_mayer | cpu_abort(env, "Instruction fetch TLB exception "
|
1557 | e1833e1f | j_mayer | "while in user-mode. Aborting");
|
1558 | e1833e1f | j_mayer | break;
|
1559 | e1833e1f | j_mayer | case POWERPC_EXCP_DLTLB: /* Data load TLB miss */ |
1560 | e1833e1f | j_mayer | cpu_abort(env, "Data load TLB exception while in user-mode. "
|
1561 | e1833e1f | j_mayer | "Aborting");
|
1562 | e1833e1f | j_mayer | break;
|
1563 | e1833e1f | j_mayer | case POWERPC_EXCP_DSTLB: /* Data store TLB miss */ |
1564 | e1833e1f | j_mayer | cpu_abort(env, "Data store TLB exception while in user-mode. "
|
1565 | e1833e1f | j_mayer | "Aborting");
|
1566 | e1833e1f | j_mayer | break;
|
1567 | e1833e1f | j_mayer | case POWERPC_EXCP_FPA: /* Floating-point assist exception */ |
1568 | e1833e1f | j_mayer | cpu_abort(env, "Floating-point assist exception not handled\n");
|
1569 | e1833e1f | j_mayer | break;
|
1570 | e1833e1f | j_mayer | case POWERPC_EXCP_IABR: /* Instruction address breakpoint */ |
1571 | e1833e1f | j_mayer | cpu_abort(env, "Instruction address breakpoint exception "
|
1572 | e1833e1f | j_mayer | "not handled\n");
|
1573 | e1833e1f | j_mayer | break;
|
1574 | e1833e1f | j_mayer | case POWERPC_EXCP_SMI: /* System management interrupt */ |
1575 | e1833e1f | j_mayer | cpu_abort(env, "System management interrupt while in user mode. "
|
1576 | e1833e1f | j_mayer | "Aborting\n");
|
1577 | e1833e1f | j_mayer | break;
|
1578 | e1833e1f | j_mayer | case POWERPC_EXCP_THERM: /* Thermal interrupt */ |
1579 | e1833e1f | j_mayer | cpu_abort(env, "Thermal interrupt interrupt while in user mode. "
|
1580 | e1833e1f | j_mayer | "Aborting\n");
|
1581 | e1833e1f | j_mayer | break;
|
1582 | e1833e1f | j_mayer | case POWERPC_EXCP_PERFM: /* Embedded performance monitor IRQ */ |
1583 | e1833e1f | j_mayer | cpu_abort(env, "Performance monitor exception not handled\n");
|
1584 | e1833e1f | j_mayer | break;
|
1585 | e1833e1f | j_mayer | case POWERPC_EXCP_VPUA: /* Vector assist exception */ |
1586 | e1833e1f | j_mayer | cpu_abort(env, "Vector assist exception not handled\n");
|
1587 | e1833e1f | j_mayer | break;
|
1588 | e1833e1f | j_mayer | case POWERPC_EXCP_SOFTP: /* Soft patch exception */ |
1589 | e1833e1f | j_mayer | cpu_abort(env, "Soft patch exception not handled\n");
|
1590 | e1833e1f | j_mayer | break;
|
1591 | e1833e1f | j_mayer | case POWERPC_EXCP_MAINT: /* Maintenance exception */ |
1592 | e1833e1f | j_mayer | cpu_abort(env, "Maintenance exception while in user mode. "
|
1593 | e1833e1f | j_mayer | "Aborting\n");
|
1594 | e1833e1f | j_mayer | break;
|
1595 | e1833e1f | j_mayer | case POWERPC_EXCP_STOP: /* stop translation */ |
1596 | e1833e1f | j_mayer | /* We did invalidate the instruction cache. Go on */
|
1597 | e1833e1f | j_mayer | break;
|
1598 | e1833e1f | j_mayer | case POWERPC_EXCP_BRANCH: /* branch instruction: */ |
1599 | e1833e1f | j_mayer | /* We just stopped because of a branch. Go on */
|
1600 | e1833e1f | j_mayer | break;
|
1601 | e1833e1f | j_mayer | case POWERPC_EXCP_SYSCALL_USER:
|
1602 | e1833e1f | j_mayer | /* system call in user-mode emulation */
|
1603 | e1833e1f | j_mayer | /* WARNING:
|
1604 | e1833e1f | j_mayer | * PPC ABI uses overflow flag in cr0 to signal an error
|
1605 | e1833e1f | j_mayer | * in syscalls.
|
1606 | e1833e1f | j_mayer | */
|
1607 | e1833e1f | j_mayer | #if 0
|
1608 | e1833e1f | j_mayer | printf("syscall %d 0x%08x 0x%08x 0x%08x 0x%08x\n", env->gpr[0],
|
1609 | e1833e1f | j_mayer | env->gpr[3], env->gpr[4], env->gpr[5], env->gpr[6]);
|
1610 | e1833e1f | j_mayer | #endif
|
1611 | e1833e1f | j_mayer | env->crf[0] &= ~0x1; |
1612 | e1833e1f | j_mayer | ret = do_syscall(env, env->gpr[0], env->gpr[3], env->gpr[4], |
1613 | e1833e1f | j_mayer | env->gpr[5], env->gpr[6], env->gpr[7], |
1614 | e1833e1f | j_mayer | env->gpr[8]);
|
1615 | bcd4933a | Nathan Froyd | if (ret == (uint32_t)(-TARGET_QEMU_ESIGRETURN)) {
|
1616 | bcd4933a | Nathan Froyd | /* Returning from a successful sigreturn syscall.
|
1617 | bcd4933a | Nathan Froyd | Avoid corrupting register state. */
|
1618 | bcd4933a | Nathan Froyd | break;
|
1619 | bcd4933a | Nathan Froyd | } |
1620 | e1833e1f | j_mayer | if (ret > (uint32_t)(-515)) { |
1621 | e1833e1f | j_mayer | env->crf[0] |= 0x1; |
1622 | e1833e1f | j_mayer | ret = -ret; |
1623 | 61190b14 | bellard | } |
1624 | e1833e1f | j_mayer | env->gpr[3] = ret;
|
1625 | e1833e1f | j_mayer | #if 0
|
1626 | e1833e1f | j_mayer | printf("syscall returned 0x%08x (%d)\n", ret, ret);
|
1627 | e1833e1f | j_mayer | #endif
|
1628 | e1833e1f | j_mayer | break;
|
1629 | 56f066bb | Nathan Froyd | case POWERPC_EXCP_STCX:
|
1630 | 56f066bb | Nathan Froyd | if (do_store_exclusive(env)) {
|
1631 | 56f066bb | Nathan Froyd | info.si_signo = TARGET_SIGSEGV; |
1632 | 56f066bb | Nathan Froyd | info.si_errno = 0;
|
1633 | 56f066bb | Nathan Froyd | info.si_code = TARGET_SEGV_MAPERR; |
1634 | 56f066bb | Nathan Froyd | info._sifields._sigfault._addr = env->nip; |
1635 | 56f066bb | Nathan Froyd | queue_signal(env, info.si_signo, &info); |
1636 | 56f066bb | Nathan Froyd | } |
1637 | 56f066bb | Nathan Froyd | break;
|
1638 | 71f75756 | aurel32 | case EXCP_DEBUG:
|
1639 | 71f75756 | aurel32 | { |
1640 | 71f75756 | aurel32 | int sig;
|
1641 | 71f75756 | aurel32 | |
1642 | 71f75756 | aurel32 | sig = gdb_handlesig(env, TARGET_SIGTRAP); |
1643 | 71f75756 | aurel32 | if (sig) {
|
1644 | 71f75756 | aurel32 | info.si_signo = sig; |
1645 | 71f75756 | aurel32 | info.si_errno = 0;
|
1646 | 71f75756 | aurel32 | info.si_code = TARGET_TRAP_BRKPT; |
1647 | 71f75756 | aurel32 | queue_signal(env, info.si_signo, &info); |
1648 | 71f75756 | aurel32 | } |
1649 | 71f75756 | aurel32 | } |
1650 | 71f75756 | aurel32 | break;
|
1651 | 56ba31ff | j_mayer | case EXCP_INTERRUPT:
|
1652 | 56ba31ff | j_mayer | /* just indicate that signals should be handled asap */
|
1653 | 56ba31ff | j_mayer | break;
|
1654 | e1833e1f | j_mayer | default:
|
1655 | e1833e1f | j_mayer | cpu_abort(env, "Unknown exception 0x%d. Aborting\n", trapnr);
|
1656 | e1833e1f | j_mayer | break;
|
1657 | 67867308 | bellard | } |
1658 | 67867308 | bellard | process_pending_signals(env); |
1659 | 67867308 | bellard | } |
1660 | 67867308 | bellard | } |
1661 | 67867308 | bellard | #endif
|
1662 | 67867308 | bellard | |
1663 | 048f6b4d | bellard | #ifdef TARGET_MIPS
|
1664 | 048f6b4d | bellard | |
1665 | 048f6b4d | bellard | #define MIPS_SYS(name, args) args,
|
1666 | 048f6b4d | bellard | |
1667 | 048f6b4d | bellard | static const uint8_t mips_syscall_args[] = { |
1668 | 048f6b4d | bellard | MIPS_SYS(sys_syscall , 0) /* 4000 */ |
1669 | 048f6b4d | bellard | MIPS_SYS(sys_exit , 1)
|
1670 | 048f6b4d | bellard | MIPS_SYS(sys_fork , 0)
|
1671 | 048f6b4d | bellard | MIPS_SYS(sys_read , 3)
|
1672 | 048f6b4d | bellard | MIPS_SYS(sys_write , 3)
|
1673 | 048f6b4d | bellard | MIPS_SYS(sys_open , 3) /* 4005 */ |
1674 | 048f6b4d | bellard | MIPS_SYS(sys_close , 1)
|
1675 | 048f6b4d | bellard | MIPS_SYS(sys_waitpid , 3)
|
1676 | 048f6b4d | bellard | MIPS_SYS(sys_creat , 2)
|
1677 | 048f6b4d | bellard | MIPS_SYS(sys_link , 2)
|
1678 | 048f6b4d | bellard | MIPS_SYS(sys_unlink , 1) /* 4010 */ |
1679 | 048f6b4d | bellard | MIPS_SYS(sys_execve , 0)
|
1680 | 048f6b4d | bellard | MIPS_SYS(sys_chdir , 1)
|
1681 | 048f6b4d | bellard | MIPS_SYS(sys_time , 1)
|
1682 | 048f6b4d | bellard | MIPS_SYS(sys_mknod , 3)
|
1683 | 048f6b4d | bellard | MIPS_SYS(sys_chmod , 2) /* 4015 */ |
1684 | 048f6b4d | bellard | MIPS_SYS(sys_lchown , 3)
|
1685 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0)
|
1686 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* was sys_stat */ |
1687 | 048f6b4d | bellard | MIPS_SYS(sys_lseek , 3)
|
1688 | 048f6b4d | bellard | MIPS_SYS(sys_getpid , 0) /* 4020 */ |
1689 | 048f6b4d | bellard | MIPS_SYS(sys_mount , 5)
|
1690 | 048f6b4d | bellard | MIPS_SYS(sys_oldumount , 1)
|
1691 | 048f6b4d | bellard | MIPS_SYS(sys_setuid , 1)
|
1692 | 048f6b4d | bellard | MIPS_SYS(sys_getuid , 0)
|
1693 | 048f6b4d | bellard | MIPS_SYS(sys_stime , 1) /* 4025 */ |
1694 | 048f6b4d | bellard | MIPS_SYS(sys_ptrace , 4)
|
1695 | 048f6b4d | bellard | MIPS_SYS(sys_alarm , 1)
|
1696 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* was sys_fstat */ |
1697 | 048f6b4d | bellard | MIPS_SYS(sys_pause , 0)
|
1698 | 048f6b4d | bellard | MIPS_SYS(sys_utime , 2) /* 4030 */ |
1699 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0)
|
1700 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0)
|
1701 | 048f6b4d | bellard | MIPS_SYS(sys_access , 2)
|
1702 | 048f6b4d | bellard | MIPS_SYS(sys_nice , 1)
|
1703 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* 4035 */ |
1704 | 048f6b4d | bellard | MIPS_SYS(sys_sync , 0)
|
1705 | 048f6b4d | bellard | MIPS_SYS(sys_kill , 2)
|
1706 | 048f6b4d | bellard | MIPS_SYS(sys_rename , 2)
|
1707 | 048f6b4d | bellard | MIPS_SYS(sys_mkdir , 2)
|
1708 | 048f6b4d | bellard | MIPS_SYS(sys_rmdir , 1) /* 4040 */ |
1709 | 048f6b4d | bellard | MIPS_SYS(sys_dup , 1)
|
1710 | 048f6b4d | bellard | MIPS_SYS(sys_pipe , 0)
|
1711 | 048f6b4d | bellard | MIPS_SYS(sys_times , 1)
|
1712 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0)
|
1713 | 048f6b4d | bellard | MIPS_SYS(sys_brk , 1) /* 4045 */ |
1714 | 048f6b4d | bellard | MIPS_SYS(sys_setgid , 1)
|
1715 | 048f6b4d | bellard | MIPS_SYS(sys_getgid , 0)
|
1716 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* was signal(2) */ |
1717 | 048f6b4d | bellard | MIPS_SYS(sys_geteuid , 0)
|
1718 | 048f6b4d | bellard | MIPS_SYS(sys_getegid , 0) /* 4050 */ |
1719 | 048f6b4d | bellard | MIPS_SYS(sys_acct , 0)
|
1720 | 048f6b4d | bellard | MIPS_SYS(sys_umount , 2)
|
1721 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0)
|
1722 | 048f6b4d | bellard | MIPS_SYS(sys_ioctl , 3)
|
1723 | 048f6b4d | bellard | MIPS_SYS(sys_fcntl , 3) /* 4055 */ |
1724 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 2)
|
1725 | 048f6b4d | bellard | MIPS_SYS(sys_setpgid , 2)
|
1726 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0)
|
1727 | 048f6b4d | bellard | MIPS_SYS(sys_olduname , 1)
|
1728 | 048f6b4d | bellard | MIPS_SYS(sys_umask , 1) /* 4060 */ |
1729 | 048f6b4d | bellard | MIPS_SYS(sys_chroot , 1)
|
1730 | 048f6b4d | bellard | MIPS_SYS(sys_ustat , 2)
|
1731 | 048f6b4d | bellard | MIPS_SYS(sys_dup2 , 2)
|
1732 | 048f6b4d | bellard | MIPS_SYS(sys_getppid , 0)
|
1733 | 048f6b4d | bellard | MIPS_SYS(sys_getpgrp , 0) /* 4065 */ |
1734 | 048f6b4d | bellard | MIPS_SYS(sys_setsid , 0)
|
1735 | 048f6b4d | bellard | MIPS_SYS(sys_sigaction , 3)
|
1736 | 048f6b4d | bellard | MIPS_SYS(sys_sgetmask , 0)
|
1737 | 048f6b4d | bellard | MIPS_SYS(sys_ssetmask , 1)
|
1738 | 048f6b4d | bellard | MIPS_SYS(sys_setreuid , 2) /* 4070 */ |
1739 | 048f6b4d | bellard | MIPS_SYS(sys_setregid , 2)
|
1740 | 048f6b4d | bellard | MIPS_SYS(sys_sigsuspend , 0)
|
1741 | 048f6b4d | bellard | MIPS_SYS(sys_sigpending , 1)
|
1742 | 048f6b4d | bellard | MIPS_SYS(sys_sethostname , 2)
|
1743 | 048f6b4d | bellard | MIPS_SYS(sys_setrlimit , 2) /* 4075 */ |
1744 | 048f6b4d | bellard | MIPS_SYS(sys_getrlimit , 2)
|
1745 | 048f6b4d | bellard | MIPS_SYS(sys_getrusage , 2)
|
1746 | 048f6b4d | bellard | MIPS_SYS(sys_gettimeofday, 2)
|
1747 | 048f6b4d | bellard | MIPS_SYS(sys_settimeofday, 2)
|
1748 | 048f6b4d | bellard | MIPS_SYS(sys_getgroups , 2) /* 4080 */ |
1749 | 048f6b4d | bellard | MIPS_SYS(sys_setgroups , 2)
|
1750 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* old_select */ |
1751 | 048f6b4d | bellard | MIPS_SYS(sys_symlink , 2)
|
1752 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* was sys_lstat */ |
1753 | 048f6b4d | bellard | MIPS_SYS(sys_readlink , 3) /* 4085 */ |
1754 | 048f6b4d | bellard | MIPS_SYS(sys_uselib , 1)
|
1755 | 048f6b4d | bellard | MIPS_SYS(sys_swapon , 2)
|
1756 | 048f6b4d | bellard | MIPS_SYS(sys_reboot , 3)
|
1757 | 048f6b4d | bellard | MIPS_SYS(old_readdir , 3)
|
1758 | 048f6b4d | bellard | MIPS_SYS(old_mmap , 6) /* 4090 */ |
1759 | 048f6b4d | bellard | MIPS_SYS(sys_munmap , 2)
|
1760 | 048f6b4d | bellard | MIPS_SYS(sys_truncate , 2)
|
1761 | 048f6b4d | bellard | MIPS_SYS(sys_ftruncate , 2)
|
1762 | 048f6b4d | bellard | MIPS_SYS(sys_fchmod , 2)
|
1763 | 048f6b4d | bellard | MIPS_SYS(sys_fchown , 3) /* 4095 */ |
1764 | 048f6b4d | bellard | MIPS_SYS(sys_getpriority , 2)
|
1765 | 048f6b4d | bellard | MIPS_SYS(sys_setpriority , 3)
|
1766 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0)
|
1767 | 048f6b4d | bellard | MIPS_SYS(sys_statfs , 2)
|
1768 | 048f6b4d | bellard | MIPS_SYS(sys_fstatfs , 2) /* 4100 */ |
1769 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* was ioperm(2) */ |
1770 | 048f6b4d | bellard | MIPS_SYS(sys_socketcall , 2)
|
1771 | 048f6b4d | bellard | MIPS_SYS(sys_syslog , 3)
|
1772 | 048f6b4d | bellard | MIPS_SYS(sys_setitimer , 3)
|
1773 | 048f6b4d | bellard | MIPS_SYS(sys_getitimer , 2) /* 4105 */ |
1774 | 048f6b4d | bellard | MIPS_SYS(sys_newstat , 2)
|
1775 | 048f6b4d | bellard | MIPS_SYS(sys_newlstat , 2)
|
1776 | 048f6b4d | bellard | MIPS_SYS(sys_newfstat , 2)
|
1777 | 048f6b4d | bellard | MIPS_SYS(sys_uname , 1)
|
1778 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* 4110 was iopl(2) */ |
1779 | 048f6b4d | bellard | MIPS_SYS(sys_vhangup , 0)
|
1780 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* was sys_idle() */ |
1781 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* was sys_vm86 */ |
1782 | 048f6b4d | bellard | MIPS_SYS(sys_wait4 , 4)
|
1783 | 048f6b4d | bellard | MIPS_SYS(sys_swapoff , 1) /* 4115 */ |
1784 | 048f6b4d | bellard | MIPS_SYS(sys_sysinfo , 1)
|
1785 | 048f6b4d | bellard | MIPS_SYS(sys_ipc , 6)
|
1786 | 048f6b4d | bellard | MIPS_SYS(sys_fsync , 1)
|
1787 | 048f6b4d | bellard | MIPS_SYS(sys_sigreturn , 0)
|
1788 | 18113962 | Paul Brook | MIPS_SYS(sys_clone , 6) /* 4120 */ |
1789 | 048f6b4d | bellard | MIPS_SYS(sys_setdomainname, 2)
|
1790 | 048f6b4d | bellard | MIPS_SYS(sys_newuname , 1)
|
1791 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* sys_modify_ldt */ |
1792 | 048f6b4d | bellard | MIPS_SYS(sys_adjtimex , 1)
|
1793 | 048f6b4d | bellard | MIPS_SYS(sys_mprotect , 3) /* 4125 */ |
1794 | 048f6b4d | bellard | MIPS_SYS(sys_sigprocmask , 3)
|
1795 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* was create_module */ |
1796 | 048f6b4d | bellard | MIPS_SYS(sys_init_module , 5)
|
1797 | 048f6b4d | bellard | MIPS_SYS(sys_delete_module, 1)
|
1798 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* 4130 was get_kernel_syms */ |
1799 | 048f6b4d | bellard | MIPS_SYS(sys_quotactl , 0)
|
1800 | 048f6b4d | bellard | MIPS_SYS(sys_getpgid , 1)
|
1801 | 048f6b4d | bellard | MIPS_SYS(sys_fchdir , 1)
|
1802 | 048f6b4d | bellard | MIPS_SYS(sys_bdflush , 2)
|
1803 | 048f6b4d | bellard | MIPS_SYS(sys_sysfs , 3) /* 4135 */ |
1804 | 048f6b4d | bellard | MIPS_SYS(sys_personality , 1)
|
1805 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* for afs_syscall */ |
1806 | 048f6b4d | bellard | MIPS_SYS(sys_setfsuid , 1)
|
1807 | 048f6b4d | bellard | MIPS_SYS(sys_setfsgid , 1)
|
1808 | 048f6b4d | bellard | MIPS_SYS(sys_llseek , 5) /* 4140 */ |
1809 | 048f6b4d | bellard | MIPS_SYS(sys_getdents , 3)
|
1810 | 048f6b4d | bellard | MIPS_SYS(sys_select , 5)
|
1811 | 048f6b4d | bellard | MIPS_SYS(sys_flock , 2)
|
1812 | 048f6b4d | bellard | MIPS_SYS(sys_msync , 3)
|
1813 | 048f6b4d | bellard | MIPS_SYS(sys_readv , 3) /* 4145 */ |
1814 | 048f6b4d | bellard | MIPS_SYS(sys_writev , 3)
|
1815 | 048f6b4d | bellard | MIPS_SYS(sys_cacheflush , 3)
|
1816 | 048f6b4d | bellard | MIPS_SYS(sys_cachectl , 3)
|
1817 | 048f6b4d | bellard | MIPS_SYS(sys_sysmips , 4)
|
1818 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* 4150 */ |
1819 | 048f6b4d | bellard | MIPS_SYS(sys_getsid , 1)
|
1820 | 048f6b4d | bellard | MIPS_SYS(sys_fdatasync , 0)
|
1821 | 048f6b4d | bellard | MIPS_SYS(sys_sysctl , 1)
|
1822 | 048f6b4d | bellard | MIPS_SYS(sys_mlock , 2)
|
1823 | 048f6b4d | bellard | MIPS_SYS(sys_munlock , 2) /* 4155 */ |
1824 | 048f6b4d | bellard | MIPS_SYS(sys_mlockall , 1)
|
1825 | 048f6b4d | bellard | MIPS_SYS(sys_munlockall , 0)
|
1826 | 048f6b4d | bellard | MIPS_SYS(sys_sched_setparam, 2)
|
1827 | 048f6b4d | bellard | MIPS_SYS(sys_sched_getparam, 2)
|
1828 | 048f6b4d | bellard | MIPS_SYS(sys_sched_setscheduler, 3) /* 4160 */ |
1829 | 048f6b4d | bellard | MIPS_SYS(sys_sched_getscheduler, 1)
|
1830 | 048f6b4d | bellard | MIPS_SYS(sys_sched_yield , 0)
|
1831 | 048f6b4d | bellard | MIPS_SYS(sys_sched_get_priority_max, 1)
|
1832 | 048f6b4d | bellard | MIPS_SYS(sys_sched_get_priority_min, 1)
|
1833 | 048f6b4d | bellard | MIPS_SYS(sys_sched_rr_get_interval, 2) /* 4165 */ |
1834 | 048f6b4d | bellard | MIPS_SYS(sys_nanosleep, 2)
|
1835 | 048f6b4d | bellard | MIPS_SYS(sys_mremap , 4)
|
1836 | 048f6b4d | bellard | MIPS_SYS(sys_accept , 3)
|
1837 | 048f6b4d | bellard | MIPS_SYS(sys_bind , 3)
|
1838 | 048f6b4d | bellard | MIPS_SYS(sys_connect , 3) /* 4170 */ |
1839 | 048f6b4d | bellard | MIPS_SYS(sys_getpeername , 3)
|
1840 | 048f6b4d | bellard | MIPS_SYS(sys_getsockname , 3)
|
1841 | 048f6b4d | bellard | MIPS_SYS(sys_getsockopt , 5)
|
1842 | 048f6b4d | bellard | MIPS_SYS(sys_listen , 2)
|
1843 | 048f6b4d | bellard | MIPS_SYS(sys_recv , 4) /* 4175 */ |
1844 | 048f6b4d | bellard | MIPS_SYS(sys_recvfrom , 6)
|
1845 | 048f6b4d | bellard | MIPS_SYS(sys_recvmsg , 3)
|
1846 | 048f6b4d | bellard | MIPS_SYS(sys_send , 4)
|
1847 | 048f6b4d | bellard | MIPS_SYS(sys_sendmsg , 3)
|
1848 | 048f6b4d | bellard | MIPS_SYS(sys_sendto , 6) /* 4180 */ |
1849 | 048f6b4d | bellard | MIPS_SYS(sys_setsockopt , 5)
|
1850 | 048f6b4d | bellard | MIPS_SYS(sys_shutdown , 2)
|
1851 | 048f6b4d | bellard | MIPS_SYS(sys_socket , 3)
|
1852 | 048f6b4d | bellard | MIPS_SYS(sys_socketpair , 4)
|
1853 | 048f6b4d | bellard | MIPS_SYS(sys_setresuid , 3) /* 4185 */ |
1854 | 048f6b4d | bellard | MIPS_SYS(sys_getresuid , 3)
|
1855 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* was sys_query_module */ |
1856 | 048f6b4d | bellard | MIPS_SYS(sys_poll , 3)
|
1857 | 048f6b4d | bellard | MIPS_SYS(sys_nfsservctl , 3)
|
1858 | 048f6b4d | bellard | MIPS_SYS(sys_setresgid , 3) /* 4190 */ |
1859 | 048f6b4d | bellard | MIPS_SYS(sys_getresgid , 3)
|
1860 | 048f6b4d | bellard | MIPS_SYS(sys_prctl , 5)
|
1861 | 048f6b4d | bellard | MIPS_SYS(sys_rt_sigreturn, 0)
|
1862 | 048f6b4d | bellard | MIPS_SYS(sys_rt_sigaction, 4)
|
1863 | 048f6b4d | bellard | MIPS_SYS(sys_rt_sigprocmask, 4) /* 4195 */ |
1864 | 048f6b4d | bellard | MIPS_SYS(sys_rt_sigpending, 2)
|
1865 | 048f6b4d | bellard | MIPS_SYS(sys_rt_sigtimedwait, 4)
|
1866 | 048f6b4d | bellard | MIPS_SYS(sys_rt_sigqueueinfo, 3)
|
1867 | 048f6b4d | bellard | MIPS_SYS(sys_rt_sigsuspend, 0)
|
1868 | 048f6b4d | bellard | MIPS_SYS(sys_pread64 , 6) /* 4200 */ |
1869 | 048f6b4d | bellard | MIPS_SYS(sys_pwrite64 , 6)
|
1870 | 048f6b4d | bellard | MIPS_SYS(sys_chown , 3)
|
1871 | 048f6b4d | bellard | MIPS_SYS(sys_getcwd , 2)
|
1872 | 048f6b4d | bellard | MIPS_SYS(sys_capget , 2)
|
1873 | 048f6b4d | bellard | MIPS_SYS(sys_capset , 2) /* 4205 */ |
1874 | 048f6b4d | bellard | MIPS_SYS(sys_sigaltstack , 0)
|
1875 | 048f6b4d | bellard | MIPS_SYS(sys_sendfile , 4)
|
1876 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0)
|
1877 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0)
|
1878 | 048f6b4d | bellard | MIPS_SYS(sys_mmap2 , 6) /* 4210 */ |
1879 | 048f6b4d | bellard | MIPS_SYS(sys_truncate64 , 4)
|
1880 | 048f6b4d | bellard | MIPS_SYS(sys_ftruncate64 , 4)
|
1881 | 048f6b4d | bellard | MIPS_SYS(sys_stat64 , 2)
|
1882 | 048f6b4d | bellard | MIPS_SYS(sys_lstat64 , 2)
|
1883 | 048f6b4d | bellard | MIPS_SYS(sys_fstat64 , 2) /* 4215 */ |
1884 | 048f6b4d | bellard | MIPS_SYS(sys_pivot_root , 2)
|
1885 | 048f6b4d | bellard | MIPS_SYS(sys_mincore , 3)
|
1886 | 048f6b4d | bellard | MIPS_SYS(sys_madvise , 3)
|
1887 | 048f6b4d | bellard | MIPS_SYS(sys_getdents64 , 3)
|
1888 | 048f6b4d | bellard | MIPS_SYS(sys_fcntl64 , 3) /* 4220 */ |
1889 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0)
|
1890 | 048f6b4d | bellard | MIPS_SYS(sys_gettid , 0)
|
1891 | 048f6b4d | bellard | MIPS_SYS(sys_readahead , 5)
|
1892 | 048f6b4d | bellard | MIPS_SYS(sys_setxattr , 5)
|
1893 | 048f6b4d | bellard | MIPS_SYS(sys_lsetxattr , 5) /* 4225 */ |
1894 | 048f6b4d | bellard | MIPS_SYS(sys_fsetxattr , 5)
|
1895 | 048f6b4d | bellard | MIPS_SYS(sys_getxattr , 4)
|
1896 | 048f6b4d | bellard | MIPS_SYS(sys_lgetxattr , 4)
|
1897 | 048f6b4d | bellard | MIPS_SYS(sys_fgetxattr , 4)
|
1898 | 048f6b4d | bellard | MIPS_SYS(sys_listxattr , 3) /* 4230 */ |
1899 | 048f6b4d | bellard | MIPS_SYS(sys_llistxattr , 3)
|
1900 | 048f6b4d | bellard | MIPS_SYS(sys_flistxattr , 3)
|
1901 | 048f6b4d | bellard | MIPS_SYS(sys_removexattr , 2)
|
1902 | 048f6b4d | bellard | MIPS_SYS(sys_lremovexattr, 2)
|
1903 | 048f6b4d | bellard | MIPS_SYS(sys_fremovexattr, 2) /* 4235 */ |
1904 | 048f6b4d | bellard | MIPS_SYS(sys_tkill , 2)
|
1905 | 048f6b4d | bellard | MIPS_SYS(sys_sendfile64 , 5)
|
1906 | 048f6b4d | bellard | MIPS_SYS(sys_futex , 2)
|
1907 | 048f6b4d | bellard | MIPS_SYS(sys_sched_setaffinity, 3)
|
1908 | 048f6b4d | bellard | MIPS_SYS(sys_sched_getaffinity, 3) /* 4240 */ |
1909 | 048f6b4d | bellard | MIPS_SYS(sys_io_setup , 2)
|
1910 | 048f6b4d | bellard | MIPS_SYS(sys_io_destroy , 1)
|
1911 | 048f6b4d | bellard | MIPS_SYS(sys_io_getevents, 5)
|
1912 | 048f6b4d | bellard | MIPS_SYS(sys_io_submit , 3)
|
1913 | 048f6b4d | bellard | MIPS_SYS(sys_io_cancel , 3) /* 4245 */ |
1914 | 048f6b4d | bellard | MIPS_SYS(sys_exit_group , 1)
|
1915 | 048f6b4d | bellard | MIPS_SYS(sys_lookup_dcookie, 3)
|
1916 | 048f6b4d | bellard | MIPS_SYS(sys_epoll_create, 1)
|
1917 | 048f6b4d | bellard | MIPS_SYS(sys_epoll_ctl , 4)
|
1918 | 048f6b4d | bellard | MIPS_SYS(sys_epoll_wait , 3) /* 4250 */ |
1919 | 048f6b4d | bellard | MIPS_SYS(sys_remap_file_pages, 5)
|
1920 | 048f6b4d | bellard | MIPS_SYS(sys_set_tid_address, 1)
|
1921 | 048f6b4d | bellard | MIPS_SYS(sys_restart_syscall, 0)
|
1922 | 048f6b4d | bellard | MIPS_SYS(sys_fadvise64_64, 7)
|
1923 | 048f6b4d | bellard | MIPS_SYS(sys_statfs64 , 3) /* 4255 */ |
1924 | 048f6b4d | bellard | MIPS_SYS(sys_fstatfs64 , 2)
|
1925 | 048f6b4d | bellard | MIPS_SYS(sys_timer_create, 3)
|
1926 | 048f6b4d | bellard | MIPS_SYS(sys_timer_settime, 4)
|
1927 | 048f6b4d | bellard | MIPS_SYS(sys_timer_gettime, 2)
|
1928 | 048f6b4d | bellard | MIPS_SYS(sys_timer_getoverrun, 1) /* 4260 */ |
1929 | 048f6b4d | bellard | MIPS_SYS(sys_timer_delete, 1)
|
1930 | 048f6b4d | bellard | MIPS_SYS(sys_clock_settime, 2)
|
1931 | 048f6b4d | bellard | MIPS_SYS(sys_clock_gettime, 2)
|
1932 | 048f6b4d | bellard | MIPS_SYS(sys_clock_getres, 2)
|
1933 | 048f6b4d | bellard | MIPS_SYS(sys_clock_nanosleep, 4) /* 4265 */ |
1934 | 048f6b4d | bellard | MIPS_SYS(sys_tgkill , 3)
|
1935 | 048f6b4d | bellard | MIPS_SYS(sys_utimes , 2)
|
1936 | 048f6b4d | bellard | MIPS_SYS(sys_mbind , 4)
|
1937 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* sys_get_mempolicy */ |
1938 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* 4270 sys_set_mempolicy */ |
1939 | 048f6b4d | bellard | MIPS_SYS(sys_mq_open , 4)
|
1940 | 048f6b4d | bellard | MIPS_SYS(sys_mq_unlink , 1)
|
1941 | 048f6b4d | bellard | MIPS_SYS(sys_mq_timedsend, 5)
|
1942 | 048f6b4d | bellard | MIPS_SYS(sys_mq_timedreceive, 5)
|
1943 | 048f6b4d | bellard | MIPS_SYS(sys_mq_notify , 2) /* 4275 */ |
1944 | 048f6b4d | bellard | MIPS_SYS(sys_mq_getsetattr, 3)
|
1945 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* sys_vserver */ |
1946 | 048f6b4d | bellard | MIPS_SYS(sys_waitid , 4)
|
1947 | 048f6b4d | bellard | MIPS_SYS(sys_ni_syscall , 0) /* available, was setaltroot */ |
1948 | 048f6b4d | bellard | MIPS_SYS(sys_add_key , 5)
|
1949 | 388bb21a | ths | MIPS_SYS(sys_request_key, 4)
|
1950 | 048f6b4d | bellard | MIPS_SYS(sys_keyctl , 5)
|
1951 | 6f5b89a0 | ths | MIPS_SYS(sys_set_thread_area, 1)
|
1952 | 388bb21a | ths | MIPS_SYS(sys_inotify_init, 0)
|
1953 | 388bb21a | ths | MIPS_SYS(sys_inotify_add_watch, 3) /* 4285 */ |
1954 | 388bb21a | ths | MIPS_SYS(sys_inotify_rm_watch, 2)
|
1955 | 388bb21a | ths | MIPS_SYS(sys_migrate_pages, 4)
|
1956 | 388bb21a | ths | MIPS_SYS(sys_openat, 4)
|
1957 | 388bb21a | ths | MIPS_SYS(sys_mkdirat, 3)
|
1958 | 388bb21a | ths | MIPS_SYS(sys_mknodat, 4) /* 4290 */ |
1959 | 388bb21a | ths | MIPS_SYS(sys_fchownat, 5)
|
1960 | 388bb21a | ths | MIPS_SYS(sys_futimesat, 3)
|
1961 | 388bb21a | ths | MIPS_SYS(sys_fstatat64, 4)
|
1962 | 388bb21a | ths | MIPS_SYS(sys_unlinkat, 3)
|
1963 | 388bb21a | ths | MIPS_SYS(sys_renameat, 4) /* 4295 */ |
1964 | 388bb21a | ths | MIPS_SYS(sys_linkat, 5)
|
1965 | 388bb21a | ths | MIPS_SYS(sys_symlinkat, 3)
|
1966 | 388bb21a | ths | MIPS_SYS(sys_readlinkat, 4)
|
1967 | 388bb21a | ths | MIPS_SYS(sys_fchmodat, 3)
|
1968 | 388bb21a | ths | MIPS_SYS(sys_faccessat, 3) /* 4300 */ |
1969 | 388bb21a | ths | MIPS_SYS(sys_pselect6, 6)
|
1970 | 388bb21a | ths | MIPS_SYS(sys_ppoll, 5)
|
1971 | 388bb21a | ths | MIPS_SYS(sys_unshare, 1)
|
1972 | 388bb21a | ths | MIPS_SYS(sys_splice, 4)
|
1973 | 388bb21a | ths | MIPS_SYS(sys_sync_file_range, 7) /* 4305 */ |
1974 | 388bb21a | ths | MIPS_SYS(sys_tee, 4)
|
1975 | 388bb21a | ths | MIPS_SYS(sys_vmsplice, 4)
|
1976 | 388bb21a | ths | MIPS_SYS(sys_move_pages, 6)
|
1977 | 388bb21a | ths | MIPS_SYS(sys_set_robust_list, 2)
|
1978 | 388bb21a | ths | MIPS_SYS(sys_get_robust_list, 3) /* 4310 */ |
1979 | 388bb21a | ths | MIPS_SYS(sys_kexec_load, 4)
|
1980 | 388bb21a | ths | MIPS_SYS(sys_getcpu, 3)
|
1981 | 388bb21a | ths | MIPS_SYS(sys_epoll_pwait, 6)
|
1982 | 388bb21a | ths | MIPS_SYS(sys_ioprio_set, 3)
|
1983 | 388bb21a | ths | MIPS_SYS(sys_ioprio_get, 2)
|
1984 | 048f6b4d | bellard | }; |
1985 | 048f6b4d | bellard | |
1986 | 048f6b4d | bellard | #undef MIPS_SYS
|
1987 | 048f6b4d | bellard | |
1988 | 590bc601 | Paul Brook | static int do_store_exclusive(CPUMIPSState *env) |
1989 | 590bc601 | Paul Brook | { |
1990 | 590bc601 | Paul Brook | target_ulong addr; |
1991 | 590bc601 | Paul Brook | target_ulong page_addr; |
1992 | 590bc601 | Paul Brook | target_ulong val; |
1993 | 590bc601 | Paul Brook | int flags;
|
1994 | 590bc601 | Paul Brook | int segv = 0; |
1995 | 590bc601 | Paul Brook | int reg;
|
1996 | 590bc601 | Paul Brook | int d;
|
1997 | 590bc601 | Paul Brook | |
1998 | 5499b6ff | Aurelien Jarno | addr = env->lladdr; |
1999 | 590bc601 | Paul Brook | page_addr = addr & TARGET_PAGE_MASK; |
2000 | 590bc601 | Paul Brook | start_exclusive(); |
2001 | 590bc601 | Paul Brook | mmap_lock(); |
2002 | 590bc601 | Paul Brook | flags = page_get_flags(page_addr); |
2003 | 590bc601 | Paul Brook | if ((flags & PAGE_READ) == 0) { |
2004 | 590bc601 | Paul Brook | segv = 1;
|
2005 | 590bc601 | Paul Brook | } else {
|
2006 | 590bc601 | Paul Brook | reg = env->llreg & 0x1f;
|
2007 | 590bc601 | Paul Brook | d = (env->llreg & 0x20) != 0; |
2008 | 590bc601 | Paul Brook | if (d) {
|
2009 | 590bc601 | Paul Brook | segv = get_user_s64(val, addr); |
2010 | 590bc601 | Paul Brook | } else {
|
2011 | 590bc601 | Paul Brook | segv = get_user_s32(val, addr); |
2012 | 590bc601 | Paul Brook | } |
2013 | 590bc601 | Paul Brook | if (!segv) {
|
2014 | 590bc601 | Paul Brook | if (val != env->llval) {
|
2015 | 590bc601 | Paul Brook | env->active_tc.gpr[reg] = 0;
|
2016 | 590bc601 | Paul Brook | } else {
|
2017 | 590bc601 | Paul Brook | if (d) {
|
2018 | 590bc601 | Paul Brook | segv = put_user_u64(env->llnewval, addr); |
2019 | 590bc601 | Paul Brook | } else {
|
2020 | 590bc601 | Paul Brook | segv = put_user_u32(env->llnewval, addr); |
2021 | 590bc601 | Paul Brook | } |
2022 | 590bc601 | Paul Brook | if (!segv) {
|
2023 | 590bc601 | Paul Brook | env->active_tc.gpr[reg] = 1;
|
2024 | 590bc601 | Paul Brook | } |
2025 | 590bc601 | Paul Brook | } |
2026 | 590bc601 | Paul Brook | } |
2027 | 590bc601 | Paul Brook | } |
2028 | 5499b6ff | Aurelien Jarno | env->lladdr = -1;
|
2029 | 590bc601 | Paul Brook | if (!segv) {
|
2030 | 590bc601 | Paul Brook | env->active_tc.PC += 4;
|
2031 | 590bc601 | Paul Brook | } |
2032 | 590bc601 | Paul Brook | mmap_unlock(); |
2033 | 590bc601 | Paul Brook | end_exclusive(); |
2034 | 590bc601 | Paul Brook | return segv;
|
2035 | 590bc601 | Paul Brook | } |
2036 | 590bc601 | Paul Brook | |
2037 | 048f6b4d | bellard | void cpu_loop(CPUMIPSState *env)
|
2038 | 048f6b4d | bellard | { |
2039 | c227f099 | Anthony Liguori | target_siginfo_t info; |
2040 | 388bb21a | ths | int trapnr, ret;
|
2041 | 048f6b4d | bellard | unsigned int syscall_num; |
2042 | 048f6b4d | bellard | |
2043 | 048f6b4d | bellard | for(;;) {
|
2044 | 590bc601 | Paul Brook | cpu_exec_start(env); |
2045 | 048f6b4d | bellard | trapnr = cpu_mips_exec(env); |
2046 | 590bc601 | Paul Brook | cpu_exec_end(env); |
2047 | 048f6b4d | bellard | switch(trapnr) {
|
2048 | 048f6b4d | bellard | case EXCP_SYSCALL:
|
2049 | b5dc7732 | ths | syscall_num = env->active_tc.gpr[2] - 4000; |
2050 | b5dc7732 | ths | env->active_tc.PC += 4;
|
2051 | 388bb21a | ths | if (syscall_num >= sizeof(mips_syscall_args)) { |
2052 | 388bb21a | ths | ret = -ENOSYS; |
2053 | 388bb21a | ths | } else {
|
2054 | 388bb21a | ths | int nb_args;
|
2055 | 992f48a0 | blueswir1 | abi_ulong sp_reg; |
2056 | 992f48a0 | blueswir1 | abi_ulong arg5 = 0, arg6 = 0, arg7 = 0, arg8 = 0; |
2057 | 388bb21a | ths | |
2058 | 388bb21a | ths | nb_args = mips_syscall_args[syscall_num]; |
2059 | b5dc7732 | ths | sp_reg = env->active_tc.gpr[29];
|
2060 | 388bb21a | ths | switch (nb_args) {
|
2061 | 388bb21a | ths | /* these arguments are taken from the stack */
|
2062 | 2f619698 | bellard | /* FIXME - what to do if get_user() fails? */
|
2063 | 2f619698 | bellard | case 8: get_user_ual(arg8, sp_reg + 28); |
2064 | 2f619698 | bellard | case 7: get_user_ual(arg7, sp_reg + 24); |
2065 | 2f619698 | bellard | case 6: get_user_ual(arg6, sp_reg + 20); |
2066 | 2f619698 | bellard | case 5: get_user_ual(arg5, sp_reg + 16); |
2067 | 388bb21a | ths | default:
|
2068 | 388bb21a | ths | break;
|
2069 | 048f6b4d | bellard | } |
2070 | b5dc7732 | ths | ret = do_syscall(env, env->active_tc.gpr[2],
|
2071 | b5dc7732 | ths | env->active_tc.gpr[4],
|
2072 | b5dc7732 | ths | env->active_tc.gpr[5],
|
2073 | b5dc7732 | ths | env->active_tc.gpr[6],
|
2074 | b5dc7732 | ths | env->active_tc.gpr[7],
|
2075 | 388bb21a | ths | arg5, arg6/*, arg7, arg8*/);
|
2076 | 388bb21a | ths | } |
2077 | 0b1bcb00 | pbrook | if (ret == -TARGET_QEMU_ESIGRETURN) {
|
2078 | 0b1bcb00 | pbrook | /* Returning from a successful sigreturn syscall.
|
2079 | 0b1bcb00 | pbrook | Avoid clobbering register state. */
|
2080 | 0b1bcb00 | pbrook | break;
|
2081 | 0b1bcb00 | pbrook | } |
2082 | 388bb21a | ths | if ((unsigned int)ret >= (unsigned int)(-1133)) { |
2083 | b5dc7732 | ths | env->active_tc.gpr[7] = 1; /* error flag */ |
2084 | 388bb21a | ths | ret = -ret; |
2085 | 388bb21a | ths | } else {
|
2086 | b5dc7732 | ths | env->active_tc.gpr[7] = 0; /* error flag */ |
2087 | 048f6b4d | bellard | } |
2088 | b5dc7732 | ths | env->active_tc.gpr[2] = ret;
|
2089 | 048f6b4d | bellard | break;
|
2090 | ca7c2b1b | ths | case EXCP_TLBL:
|
2091 | ca7c2b1b | ths | case EXCP_TLBS:
|
2092 | e4474235 | pbrook | info.si_signo = TARGET_SIGSEGV; |
2093 | e4474235 | pbrook | info.si_errno = 0;
|
2094 | e4474235 | pbrook | /* XXX: check env->error_code */
|
2095 | e4474235 | pbrook | info.si_code = TARGET_SEGV_MAPERR; |
2096 | e4474235 | pbrook | info._sifields._sigfault._addr = env->CP0_BadVAddr; |
2097 | e4474235 | pbrook | queue_signal(env, info.si_signo, &info); |
2098 | e4474235 | pbrook | break;
|
2099 | 6900e84b | bellard | case EXCP_CpU:
|
2100 | 048f6b4d | bellard | case EXCP_RI:
|
2101 | bc1ad2de | bellard | info.si_signo = TARGET_SIGILL; |
2102 | bc1ad2de | bellard | info.si_errno = 0;
|
2103 | bc1ad2de | bellard | info.si_code = 0;
|
2104 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
2105 | 048f6b4d | bellard | break;
|
2106 | 106ec879 | bellard | case EXCP_INTERRUPT:
|
2107 | 106ec879 | bellard | /* just indicate that signals should be handled asap */
|
2108 | 106ec879 | bellard | break;
|
2109 | d08b2a28 | pbrook | case EXCP_DEBUG:
|
2110 | d08b2a28 | pbrook | { |
2111 | d08b2a28 | pbrook | int sig;
|
2112 | d08b2a28 | pbrook | |
2113 | d08b2a28 | pbrook | sig = gdb_handlesig (env, TARGET_SIGTRAP); |
2114 | d08b2a28 | pbrook | if (sig)
|
2115 | d08b2a28 | pbrook | { |
2116 | d08b2a28 | pbrook | info.si_signo = sig; |
2117 | d08b2a28 | pbrook | info.si_errno = 0;
|
2118 | d08b2a28 | pbrook | info.si_code = TARGET_TRAP_BRKPT; |
2119 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
2120 | d08b2a28 | pbrook | } |
2121 | d08b2a28 | pbrook | } |
2122 | d08b2a28 | pbrook | break;
|
2123 | 590bc601 | Paul Brook | case EXCP_SC:
|
2124 | 590bc601 | Paul Brook | if (do_store_exclusive(env)) {
|
2125 | 590bc601 | Paul Brook | info.si_signo = TARGET_SIGSEGV; |
2126 | 590bc601 | Paul Brook | info.si_errno = 0;
|
2127 | 590bc601 | Paul Brook | info.si_code = TARGET_SEGV_MAPERR; |
2128 | 590bc601 | Paul Brook | info._sifields._sigfault._addr = env->active_tc.PC; |
2129 | 590bc601 | Paul Brook | queue_signal(env, info.si_signo, &info); |
2130 | 590bc601 | Paul Brook | } |
2131 | 590bc601 | Paul Brook | break;
|
2132 | 048f6b4d | bellard | default:
|
2133 | 048f6b4d | bellard | // error:
|
2134 | 5fafdf24 | ths | fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
|
2135 | 048f6b4d | bellard | trapnr); |
2136 | 048f6b4d | bellard | cpu_dump_state(env, stderr, fprintf, 0);
|
2137 | 048f6b4d | bellard | abort(); |
2138 | 048f6b4d | bellard | } |
2139 | 048f6b4d | bellard | process_pending_signals(env); |
2140 | 048f6b4d | bellard | } |
2141 | 048f6b4d | bellard | } |
2142 | 048f6b4d | bellard | #endif
|
2143 | 048f6b4d | bellard | |
2144 | fdf9b3e8 | bellard | #ifdef TARGET_SH4
|
2145 | fdf9b3e8 | bellard | void cpu_loop (CPUState *env)
|
2146 | fdf9b3e8 | bellard | { |
2147 | fdf9b3e8 | bellard | int trapnr, ret;
|
2148 | c227f099 | Anthony Liguori | target_siginfo_t info; |
2149 | 3b46e624 | ths | |
2150 | fdf9b3e8 | bellard | while (1) { |
2151 | fdf9b3e8 | bellard | trapnr = cpu_sh4_exec (env); |
2152 | 3b46e624 | ths | |
2153 | fdf9b3e8 | bellard | switch (trapnr) {
|
2154 | fdf9b3e8 | bellard | case 0x160: |
2155 | 0b6d3ae0 | aurel32 | env->pc += 2;
|
2156 | 5fafdf24 | ths | ret = do_syscall(env, |
2157 | 5fafdf24 | ths | env->gregs[3],
|
2158 | 5fafdf24 | ths | env->gregs[4],
|
2159 | 5fafdf24 | ths | env->gregs[5],
|
2160 | 5fafdf24 | ths | env->gregs[6],
|
2161 | 5fafdf24 | ths | env->gregs[7],
|
2162 | 5fafdf24 | ths | env->gregs[0],
|
2163 | fca743f3 | ths | env->gregs[1]);
|
2164 | 9c2a9ea1 | pbrook | env->gregs[0] = ret;
|
2165 | fdf9b3e8 | bellard | break;
|
2166 | c3b5bc8a | ths | case EXCP_INTERRUPT:
|
2167 | c3b5bc8a | ths | /* just indicate that signals should be handled asap */
|
2168 | c3b5bc8a | ths | break;
|
2169 | 355fb23d | pbrook | case EXCP_DEBUG:
|
2170 | 355fb23d | pbrook | { |
2171 | 355fb23d | pbrook | int sig;
|
2172 | 355fb23d | pbrook | |
2173 | 355fb23d | pbrook | sig = gdb_handlesig (env, TARGET_SIGTRAP); |
2174 | 355fb23d | pbrook | if (sig)
|
2175 | 355fb23d | pbrook | { |
2176 | 355fb23d | pbrook | info.si_signo = sig; |
2177 | 355fb23d | pbrook | info.si_errno = 0;
|
2178 | 355fb23d | pbrook | info.si_code = TARGET_TRAP_BRKPT; |
2179 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
2180 | 355fb23d | pbrook | } |
2181 | 355fb23d | pbrook | } |
2182 | 355fb23d | pbrook | break;
|
2183 | c3b5bc8a | ths | case 0xa0: |
2184 | c3b5bc8a | ths | case 0xc0: |
2185 | c3b5bc8a | ths | info.si_signo = SIGSEGV; |
2186 | c3b5bc8a | ths | info.si_errno = 0;
|
2187 | c3b5bc8a | ths | info.si_code = TARGET_SEGV_MAPERR; |
2188 | c3b5bc8a | ths | info._sifields._sigfault._addr = env->tea; |
2189 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
2190 | c3b5bc8a | ths | break;
|
2191 | c3b5bc8a | ths | |
2192 | fdf9b3e8 | bellard | default:
|
2193 | fdf9b3e8 | bellard | printf ("Unhandled trap: 0x%x\n", trapnr);
|
2194 | fdf9b3e8 | bellard | cpu_dump_state(env, stderr, fprintf, 0);
|
2195 | fdf9b3e8 | bellard | exit (1);
|
2196 | fdf9b3e8 | bellard | } |
2197 | fdf9b3e8 | bellard | process_pending_signals (env); |
2198 | fdf9b3e8 | bellard | } |
2199 | fdf9b3e8 | bellard | } |
2200 | fdf9b3e8 | bellard | #endif
|
2201 | fdf9b3e8 | bellard | |
2202 | 48733d19 | ths | #ifdef TARGET_CRIS
|
2203 | 48733d19 | ths | void cpu_loop (CPUState *env)
|
2204 | 48733d19 | ths | { |
2205 | 48733d19 | ths | int trapnr, ret;
|
2206 | c227f099 | Anthony Liguori | target_siginfo_t info; |
2207 | 48733d19 | ths | |
2208 | 48733d19 | ths | while (1) { |
2209 | 48733d19 | ths | trapnr = cpu_cris_exec (env); |
2210 | 48733d19 | ths | switch (trapnr) {
|
2211 | 48733d19 | ths | case 0xaa: |
2212 | 48733d19 | ths | { |
2213 | 48733d19 | ths | info.si_signo = SIGSEGV; |
2214 | 48733d19 | ths | info.si_errno = 0;
|
2215 | 48733d19 | ths | /* XXX: check env->error_code */
|
2216 | 48733d19 | ths | info.si_code = TARGET_SEGV_MAPERR; |
2217 | e00c1e71 | edgar_igl | info._sifields._sigfault._addr = env->pregs[PR_EDA]; |
2218 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
2219 | 48733d19 | ths | } |
2220 | 48733d19 | ths | break;
|
2221 | b6d3abda | edgar_igl | case EXCP_INTERRUPT:
|
2222 | b6d3abda | edgar_igl | /* just indicate that signals should be handled asap */
|
2223 | b6d3abda | edgar_igl | break;
|
2224 | 48733d19 | ths | case EXCP_BREAK:
|
2225 | 48733d19 | ths | ret = do_syscall(env, |
2226 | 48733d19 | ths | env->regs[9],
|
2227 | 48733d19 | ths | env->regs[10],
|
2228 | 48733d19 | ths | env->regs[11],
|
2229 | 48733d19 | ths | env->regs[12],
|
2230 | 48733d19 | ths | env->regs[13],
|
2231 | 48733d19 | ths | env->pregs[7],
|
2232 | 48733d19 | ths | env->pregs[11]);
|
2233 | 48733d19 | ths | env->regs[10] = ret;
|
2234 | 48733d19 | ths | break;
|
2235 | 48733d19 | ths | case EXCP_DEBUG:
|
2236 | 48733d19 | ths | { |
2237 | 48733d19 | ths | int sig;
|
2238 | 48733d19 | ths | |
2239 | 48733d19 | ths | sig = gdb_handlesig (env, TARGET_SIGTRAP); |
2240 | 48733d19 | ths | if (sig)
|
2241 | 48733d19 | ths | { |
2242 | 48733d19 | ths | info.si_signo = sig; |
2243 | 48733d19 | ths | info.si_errno = 0;
|
2244 | 48733d19 | ths | info.si_code = TARGET_TRAP_BRKPT; |
2245 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
2246 | 48733d19 | ths | } |
2247 | 48733d19 | ths | } |
2248 | 48733d19 | ths | break;
|
2249 | 48733d19 | ths | default:
|
2250 | 48733d19 | ths | printf ("Unhandled trap: 0x%x\n", trapnr);
|
2251 | 48733d19 | ths | cpu_dump_state(env, stderr, fprintf, 0);
|
2252 | 48733d19 | ths | exit (1);
|
2253 | 48733d19 | ths | } |
2254 | 48733d19 | ths | process_pending_signals (env); |
2255 | 48733d19 | ths | } |
2256 | 48733d19 | ths | } |
2257 | 48733d19 | ths | #endif
|
2258 | 48733d19 | ths | |
2259 | b779e29e | Edgar E. Iglesias | #ifdef TARGET_MICROBLAZE
|
2260 | b779e29e | Edgar E. Iglesias | void cpu_loop (CPUState *env)
|
2261 | b779e29e | Edgar E. Iglesias | { |
2262 | b779e29e | Edgar E. Iglesias | int trapnr, ret;
|
2263 | c227f099 | Anthony Liguori | target_siginfo_t info; |
2264 | b779e29e | Edgar E. Iglesias | |
2265 | b779e29e | Edgar E. Iglesias | while (1) { |
2266 | b779e29e | Edgar E. Iglesias | trapnr = cpu_mb_exec (env); |
2267 | b779e29e | Edgar E. Iglesias | switch (trapnr) {
|
2268 | b779e29e | Edgar E. Iglesias | case 0xaa: |
2269 | b779e29e | Edgar E. Iglesias | { |
2270 | b779e29e | Edgar E. Iglesias | info.si_signo = SIGSEGV; |
2271 | b779e29e | Edgar E. Iglesias | info.si_errno = 0;
|
2272 | b779e29e | Edgar E. Iglesias | /* XXX: check env->error_code */
|
2273 | b779e29e | Edgar E. Iglesias | info.si_code = TARGET_SEGV_MAPERR; |
2274 | b779e29e | Edgar E. Iglesias | info._sifields._sigfault._addr = 0;
|
2275 | b779e29e | Edgar E. Iglesias | queue_signal(env, info.si_signo, &info); |
2276 | b779e29e | Edgar E. Iglesias | } |
2277 | b779e29e | Edgar E. Iglesias | break;
|
2278 | b779e29e | Edgar E. Iglesias | case EXCP_INTERRUPT:
|
2279 | b779e29e | Edgar E. Iglesias | /* just indicate that signals should be handled asap */
|
2280 | b779e29e | Edgar E. Iglesias | break;
|
2281 | b779e29e | Edgar E. Iglesias | case EXCP_BREAK:
|
2282 | b779e29e | Edgar E. Iglesias | /* Return address is 4 bytes after the call. */
|
2283 | b779e29e | Edgar E. Iglesias | env->regs[14] += 4; |
2284 | b779e29e | Edgar E. Iglesias | ret = do_syscall(env, |
2285 | b779e29e | Edgar E. Iglesias | env->regs[12],
|
2286 | b779e29e | Edgar E. Iglesias | env->regs[5],
|
2287 | b779e29e | Edgar E. Iglesias | env->regs[6],
|
2288 | b779e29e | Edgar E. Iglesias | env->regs[7],
|
2289 | b779e29e | Edgar E. Iglesias | env->regs[8],
|
2290 | b779e29e | Edgar E. Iglesias | env->regs[9],
|
2291 | b779e29e | Edgar E. Iglesias | env->regs[10]);
|
2292 | b779e29e | Edgar E. Iglesias | env->regs[3] = ret;
|
2293 | b779e29e | Edgar E. Iglesias | env->sregs[SR_PC] = env->regs[14];
|
2294 | b779e29e | Edgar E. Iglesias | break;
|
2295 | b76da7e3 | Edgar E. Iglesias | case EXCP_HW_EXCP:
|
2296 | b76da7e3 | Edgar E. Iglesias | env->regs[17] = env->sregs[SR_PC] + 4; |
2297 | b76da7e3 | Edgar E. Iglesias | if (env->iflags & D_FLAG) {
|
2298 | b76da7e3 | Edgar E. Iglesias | env->sregs[SR_ESR] |= 1 << 12; |
2299 | b76da7e3 | Edgar E. Iglesias | env->sregs[SR_PC] -= 4;
|
2300 | b76da7e3 | Edgar E. Iglesias | /* FIXME: if branch was immed, replay the imm aswell. */
|
2301 | b76da7e3 | Edgar E. Iglesias | } |
2302 | b76da7e3 | Edgar E. Iglesias | |
2303 | b76da7e3 | Edgar E. Iglesias | env->iflags &= ~(IMM_FLAG | D_FLAG); |
2304 | b76da7e3 | Edgar E. Iglesias | |
2305 | b76da7e3 | Edgar E. Iglesias | switch (env->sregs[SR_ESR] & 31) { |
2306 | b76da7e3 | Edgar E. Iglesias | case ESR_EC_FPU:
|
2307 | b76da7e3 | Edgar E. Iglesias | info.si_signo = SIGFPE; |
2308 | b76da7e3 | Edgar E. Iglesias | info.si_errno = 0;
|
2309 | b76da7e3 | Edgar E. Iglesias | if (env->sregs[SR_FSR] & FSR_IO) {
|
2310 | b76da7e3 | Edgar E. Iglesias | info.si_code = TARGET_FPE_FLTINV; |
2311 | b76da7e3 | Edgar E. Iglesias | } |
2312 | b76da7e3 | Edgar E. Iglesias | if (env->sregs[SR_FSR] & FSR_DZ) {
|
2313 | b76da7e3 | Edgar E. Iglesias | info.si_code = TARGET_FPE_FLTDIV; |
2314 | b76da7e3 | Edgar E. Iglesias | } |
2315 | b76da7e3 | Edgar E. Iglesias | info._sifields._sigfault._addr = 0;
|
2316 | b76da7e3 | Edgar E. Iglesias | queue_signal(env, info.si_signo, &info); |
2317 | b76da7e3 | Edgar E. Iglesias | break;
|
2318 | b76da7e3 | Edgar E. Iglesias | default:
|
2319 | b76da7e3 | Edgar E. Iglesias | printf ("Unhandled hw-exception: 0x%x\n",
|
2320 | 2e42d52d | Edgar E. Iglesias | env->sregs[SR_ESR] & ESR_EC_MASK); |
2321 | b76da7e3 | Edgar E. Iglesias | cpu_dump_state(env, stderr, fprintf, 0);
|
2322 | b76da7e3 | Edgar E. Iglesias | exit (1);
|
2323 | b76da7e3 | Edgar E. Iglesias | break;
|
2324 | b76da7e3 | Edgar E. Iglesias | } |
2325 | b76da7e3 | Edgar E. Iglesias | break;
|
2326 | b779e29e | Edgar E. Iglesias | case EXCP_DEBUG:
|
2327 | b779e29e | Edgar E. Iglesias | { |
2328 | b779e29e | Edgar E. Iglesias | int sig;
|
2329 | b779e29e | Edgar E. Iglesias | |
2330 | b779e29e | Edgar E. Iglesias | sig = gdb_handlesig (env, TARGET_SIGTRAP); |
2331 | b779e29e | Edgar E. Iglesias | if (sig)
|
2332 | b779e29e | Edgar E. Iglesias | { |
2333 | b779e29e | Edgar E. Iglesias | info.si_signo = sig; |
2334 | b779e29e | Edgar E. Iglesias | info.si_errno = 0;
|
2335 | b779e29e | Edgar E. Iglesias | info.si_code = TARGET_TRAP_BRKPT; |
2336 | b779e29e | Edgar E. Iglesias | queue_signal(env, info.si_signo, &info); |
2337 | b779e29e | Edgar E. Iglesias | } |
2338 | b779e29e | Edgar E. Iglesias | } |
2339 | b779e29e | Edgar E. Iglesias | break;
|
2340 | b779e29e | Edgar E. Iglesias | default:
|
2341 | b779e29e | Edgar E. Iglesias | printf ("Unhandled trap: 0x%x\n", trapnr);
|
2342 | b779e29e | Edgar E. Iglesias | cpu_dump_state(env, stderr, fprintf, 0);
|
2343 | b779e29e | Edgar E. Iglesias | exit (1);
|
2344 | b779e29e | Edgar E. Iglesias | } |
2345 | b779e29e | Edgar E. Iglesias | process_pending_signals (env); |
2346 | b779e29e | Edgar E. Iglesias | } |
2347 | b779e29e | Edgar E. Iglesias | } |
2348 | b779e29e | Edgar E. Iglesias | #endif
|
2349 | b779e29e | Edgar E. Iglesias | |
2350 | e6e5906b | pbrook | #ifdef TARGET_M68K
|
2351 | e6e5906b | pbrook | |
2352 | e6e5906b | pbrook | void cpu_loop(CPUM68KState *env)
|
2353 | e6e5906b | pbrook | { |
2354 | e6e5906b | pbrook | int trapnr;
|
2355 | e6e5906b | pbrook | unsigned int n; |
2356 | c227f099 | Anthony Liguori | target_siginfo_t info; |
2357 | e6e5906b | pbrook | TaskState *ts = env->opaque; |
2358 | 3b46e624 | ths | |
2359 | e6e5906b | pbrook | for(;;) {
|
2360 | e6e5906b | pbrook | trapnr = cpu_m68k_exec(env); |
2361 | e6e5906b | pbrook | switch(trapnr) {
|
2362 | e6e5906b | pbrook | case EXCP_ILLEGAL:
|
2363 | e6e5906b | pbrook | { |
2364 | e6e5906b | pbrook | if (ts->sim_syscalls) {
|
2365 | e6e5906b | pbrook | uint16_t nr; |
2366 | e6e5906b | pbrook | nr = lduw(env->pc + 2);
|
2367 | e6e5906b | pbrook | env->pc += 4;
|
2368 | e6e5906b | pbrook | do_m68k_simcall(env, nr); |
2369 | e6e5906b | pbrook | } else {
|
2370 | e6e5906b | pbrook | goto do_sigill;
|
2371 | e6e5906b | pbrook | } |
2372 | e6e5906b | pbrook | } |
2373 | e6e5906b | pbrook | break;
|
2374 | a87295e8 | pbrook | case EXCP_HALT_INSN:
|
2375 | e6e5906b | pbrook | /* Semihosing syscall. */
|
2376 | a87295e8 | pbrook | env->pc += 4;
|
2377 | e6e5906b | pbrook | do_m68k_semihosting(env, env->dregs[0]);
|
2378 | e6e5906b | pbrook | break;
|
2379 | e6e5906b | pbrook | case EXCP_LINEA:
|
2380 | e6e5906b | pbrook | case EXCP_LINEF:
|
2381 | e6e5906b | pbrook | case EXCP_UNSUPPORTED:
|
2382 | e6e5906b | pbrook | do_sigill:
|
2383 | e6e5906b | pbrook | info.si_signo = SIGILL; |
2384 | e6e5906b | pbrook | info.si_errno = 0;
|
2385 | e6e5906b | pbrook | info.si_code = TARGET_ILL_ILLOPN; |
2386 | e6e5906b | pbrook | info._sifields._sigfault._addr = env->pc; |
2387 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
2388 | e6e5906b | pbrook | break;
|
2389 | e6e5906b | pbrook | case EXCP_TRAP0:
|
2390 | e6e5906b | pbrook | { |
2391 | e6e5906b | pbrook | ts->sim_syscalls = 0;
|
2392 | e6e5906b | pbrook | n = env->dregs[0];
|
2393 | e6e5906b | pbrook | env->pc += 2;
|
2394 | 5fafdf24 | ths | env->dregs[0] = do_syscall(env,
|
2395 | 5fafdf24 | ths | n, |
2396 | e6e5906b | pbrook | env->dregs[1],
|
2397 | e6e5906b | pbrook | env->dregs[2],
|
2398 | e6e5906b | pbrook | env->dregs[3],
|
2399 | e6e5906b | pbrook | env->dregs[4],
|
2400 | e6e5906b | pbrook | env->dregs[5],
|
2401 | bb7ec043 | pbrook | env->aregs[0]);
|
2402 | e6e5906b | pbrook | } |
2403 | e6e5906b | pbrook | break;
|
2404 | e6e5906b | pbrook | case EXCP_INTERRUPT:
|
2405 | e6e5906b | pbrook | /* just indicate that signals should be handled asap */
|
2406 | e6e5906b | pbrook | break;
|
2407 | e6e5906b | pbrook | case EXCP_ACCESS:
|
2408 | e6e5906b | pbrook | { |
2409 | e6e5906b | pbrook | info.si_signo = SIGSEGV; |
2410 | e6e5906b | pbrook | info.si_errno = 0;
|
2411 | e6e5906b | pbrook | /* XXX: check env->error_code */
|
2412 | e6e5906b | pbrook | info.si_code = TARGET_SEGV_MAPERR; |
2413 | e6e5906b | pbrook | info._sifields._sigfault._addr = env->mmu.ar; |
2414 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
2415 | e6e5906b | pbrook | } |
2416 | e6e5906b | pbrook | break;
|
2417 | e6e5906b | pbrook | case EXCP_DEBUG:
|
2418 | e6e5906b | pbrook | { |
2419 | e6e5906b | pbrook | int sig;
|
2420 | e6e5906b | pbrook | |
2421 | e6e5906b | pbrook | sig = gdb_handlesig (env, TARGET_SIGTRAP); |
2422 | e6e5906b | pbrook | if (sig)
|
2423 | e6e5906b | pbrook | { |
2424 | e6e5906b | pbrook | info.si_signo = sig; |
2425 | e6e5906b | pbrook | info.si_errno = 0;
|
2426 | e6e5906b | pbrook | info.si_code = TARGET_TRAP_BRKPT; |
2427 | 624f7979 | pbrook | queue_signal(env, info.si_signo, &info); |
2428 | e6e5906b | pbrook | } |
2429 | e6e5906b | pbrook | } |
2430 | e6e5906b | pbrook | break;
|
2431 | e6e5906b | pbrook | default:
|
2432 | 5fafdf24 | ths | fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
|
2433 | e6e5906b | pbrook | trapnr); |
2434 | e6e5906b | pbrook | cpu_dump_state(env, stderr, fprintf, 0);
|
2435 | e6e5906b | pbrook | abort(); |
2436 | e6e5906b | pbrook | } |
2437 | e6e5906b | pbrook | process_pending_signals(env); |
2438 | e6e5906b | pbrook | } |
2439 | e6e5906b | pbrook | } |
2440 | e6e5906b | pbrook | #endif /* TARGET_M68K */ |
2441 | e6e5906b | pbrook | |
2442 | 7a3148a9 | j_mayer | #ifdef TARGET_ALPHA
|
2443 | 6910b8f6 | Richard Henderson | static void do_store_exclusive(CPUAlphaState *env, int reg, int quad) |
2444 | 6910b8f6 | Richard Henderson | { |
2445 | 6910b8f6 | Richard Henderson | target_ulong addr, val, tmp; |
2446 | 6910b8f6 | Richard Henderson | target_siginfo_t info; |
2447 | 6910b8f6 | Richard Henderson | int ret = 0; |
2448 | 6910b8f6 | Richard Henderson | |
2449 | 6910b8f6 | Richard Henderson | addr = env->lock_addr; |
2450 | 6910b8f6 | Richard Henderson | tmp = env->lock_st_addr; |
2451 | 6910b8f6 | Richard Henderson | env->lock_addr = -1;
|
2452 | 6910b8f6 | Richard Henderson | env->lock_st_addr = 0;
|
2453 | 6910b8f6 | Richard Henderson | |
2454 | 6910b8f6 | Richard Henderson | start_exclusive(); |
2455 | 6910b8f6 | Richard Henderson | mmap_lock(); |
2456 | 6910b8f6 | Richard Henderson | |
2457 | 6910b8f6 | Richard Henderson | if (addr == tmp) {
|
2458 | 6910b8f6 | Richard Henderson | if (quad ? get_user_s64(val, addr) : get_user_s32(val, addr)) {
|
2459 | 6910b8f6 | Richard Henderson | goto do_sigsegv;
|
2460 | 6910b8f6 | Richard Henderson | } |
2461 | 6910b8f6 | Richard Henderson | |
2462 | 6910b8f6 | Richard Henderson | if (val == env->lock_value) {
|
2463 | 6910b8f6 | Richard Henderson | tmp = env->ir[reg]; |
2464 | 6910b8f6 | Richard Henderson | if (quad ? put_user_u64(tmp, addr) : put_user_u32(tmp, addr)) {
|
2465 | 6910b8f6 | Richard Henderson | goto do_sigsegv;
|
2466 | 6910b8f6 | Richard Henderson | } |
2467 | 6910b8f6 | Richard Henderson | ret = 1;
|
2468 | 6910b8f6 | Richard Henderson | } |
2469 | 6910b8f6 | Richard Henderson | } |
2470 | 6910b8f6 | Richard Henderson | env->ir[reg] = ret; |
2471 | 6910b8f6 | Richard Henderson | env->pc += 4;
|
2472 | 6910b8f6 | Richard Henderson | |
2473 | 6910b8f6 | Richard Henderson | mmap_unlock(); |
2474 | 6910b8f6 | Richard Henderson | end_exclusive(); |
2475 | 6910b8f6 | Richard Henderson | return;
|
2476 | 6910b8f6 | Richard Henderson | |
2477 | 6910b8f6 | Richard Henderson | do_sigsegv:
|
2478 | 6910b8f6 | Richard Henderson | mmap_unlock(); |
2479 | 6910b8f6 | Richard Henderson | end_exclusive(); |
2480 | 6910b8f6 | Richard Henderson | |
2481 | 6910b8f6 | Richard Henderson | info.si_signo = TARGET_SIGSEGV; |
2482 | 6910b8f6 | Richard Henderson | info.si_errno = 0;
|
2483 | 6910b8f6 | Richard Henderson | info.si_code = TARGET_SEGV_MAPERR; |
2484 | 6910b8f6 | Richard Henderson | info._sifields._sigfault._addr = addr; |
2485 | 6910b8f6 | Richard Henderson | queue_signal(env, TARGET_SIGSEGV, &info); |
2486 | 6910b8f6 | Richard Henderson | } |
2487 | 6910b8f6 | Richard Henderson | |
2488 | 7a3148a9 | j_mayer | void cpu_loop (CPUState *env)
|
2489 | 7a3148a9 | j_mayer | { |
2490 | e96efcfc | j_mayer | int trapnr;
|
2491 | c227f099 | Anthony Liguori | target_siginfo_t info; |
2492 | 6049f4f8 | Richard Henderson | abi_long sysret; |
2493 | 3b46e624 | ths | |
2494 | 7a3148a9 | j_mayer | while (1) { |
2495 | 7a3148a9 | j_mayer | trapnr = cpu_alpha_exec (env); |
2496 | 3b46e624 | ths | |
2497 | ac316ca4 | Richard Henderson | /* All of the traps imply a transition through PALcode, which
|
2498 | ac316ca4 | Richard Henderson | implies an REI instruction has been executed. Which means
|
2499 | ac316ca4 | Richard Henderson | that the intr_flag should be cleared. */
|
2500 | ac316ca4 | Richard Henderson | env->intr_flag = 0;
|
2501 | ac316ca4 | Richard Henderson | |
2502 | 7a3148a9 | j_mayer | switch (trapnr) {
|
2503 | 7a3148a9 | j_mayer | case EXCP_RESET:
|
2504 | 7a3148a9 | j_mayer | fprintf(stderr, "Reset requested. Exit\n");
|
2505 | 7a3148a9 | j_mayer | exit(1);
|
2506 | 7a3148a9 | j_mayer | break;
|
2507 | 7a3148a9 | j_mayer | case EXCP_MCHK:
|
2508 | 7a3148a9 | j_mayer | fprintf(stderr, "Machine check exception. Exit\n");
|
2509 | 7a3148a9 | j_mayer | exit(1);
|
2510 | 7a3148a9 | j_mayer | break;
|
2511 | 7a3148a9 | j_mayer | case EXCP_ARITH:
|
2512 | 6910b8f6 | Richard Henderson | env->lock_addr = -1;
|
2513 | 6049f4f8 | Richard Henderson | info.si_signo = TARGET_SIGFPE; |
2514 | 6049f4f8 | Richard Henderson | info.si_errno = 0;
|
2515 | 6049f4f8 | Richard Henderson | info.si_code = TARGET_FPE_FLTINV; |
2516 | 6049f4f8 | Richard Henderson | info._sifields._sigfault._addr = env->pc; |
2517 | 6049f4f8 | Richard Henderson | queue_signal(env, info.si_signo, &info); |
2518 | 7a3148a9 | j_mayer | break;
|
2519 | 7a3148a9 | j_mayer | case EXCP_HW_INTERRUPT:
|
2520 | 5fafdf24 | ths | fprintf(stderr, "External interrupt. Exit\n");
|
2521 | 7a3148a9 | j_mayer | exit(1);
|
2522 | 7a3148a9 | j_mayer | break;
|
2523 | 7a3148a9 | j_mayer | case EXCP_DFAULT:
|
2524 | 6910b8f6 | Richard Henderson | env->lock_addr = -1;
|
2525 | 6049f4f8 | Richard Henderson | info.si_signo = TARGET_SIGSEGV; |
2526 | 6049f4f8 | Richard Henderson | info.si_errno = 0;
|
2527 | 0be1d07c | Richard Henderson | info.si_code = (page_get_flags(env->ipr[IPR_EXC_ADDR]) & PAGE_VALID |
2528 | 0be1d07c | Richard Henderson | ? TARGET_SEGV_ACCERR : TARGET_SEGV_MAPERR); |
2529 | 1b6bd8c7 | Richard Henderson | info._sifields._sigfault._addr = env->ipr[IPR_EXC_ADDR]; |
2530 | 6049f4f8 | Richard Henderson | queue_signal(env, info.si_signo, &info); |
2531 | 7a3148a9 | j_mayer | break;
|
2532 | 7a3148a9 | j_mayer | case EXCP_DTB_MISS_PAL:
|
2533 | 7a3148a9 | j_mayer | fprintf(stderr, "MMU data TLB miss in PALcode\n");
|
2534 | 7a3148a9 | j_mayer | exit(1);
|
2535 | 7a3148a9 | j_mayer | break;
|
2536 | 7a3148a9 | j_mayer | case EXCP_ITB_MISS:
|
2537 | 7a3148a9 | j_mayer | fprintf(stderr, "MMU instruction TLB miss\n");
|
2538 | 7a3148a9 | j_mayer | exit(1);
|
2539 | 7a3148a9 | j_mayer | break;
|
2540 | 7a3148a9 | j_mayer | case EXCP_ITB_ACV:
|
2541 | 7a3148a9 | j_mayer | fprintf(stderr, "MMU instruction access violation\n");
|
2542 | 7a3148a9 | j_mayer | exit(1);
|
2543 | 7a3148a9 | j_mayer | break;
|
2544 | 7a3148a9 | j_mayer | case EXCP_DTB_MISS_NATIVE:
|
2545 | 7a3148a9 | j_mayer | fprintf(stderr, "MMU data TLB miss\n");
|
2546 | 7a3148a9 | j_mayer | exit(1);
|
2547 | 7a3148a9 | j_mayer | break;
|
2548 | 7a3148a9 | j_mayer | case EXCP_UNALIGN:
|
2549 | 6910b8f6 | Richard Henderson | env->lock_addr = -1;
|
2550 | 6049f4f8 | Richard Henderson | info.si_signo = TARGET_SIGBUS; |
2551 | 6049f4f8 | Richard Henderson | info.si_errno = 0;
|
2552 | 6049f4f8 | Richard Henderson | info.si_code = TARGET_BUS_ADRALN; |
2553 | 1b6bd8c7 | Richard Henderson | info._sifields._sigfault._addr = env->ipr[IPR_EXC_ADDR]; |
2554 | 6049f4f8 | Richard Henderson | queue_signal(env, info.si_signo, &info); |
2555 | 7a3148a9 | j_mayer | break;
|
2556 | 7a3148a9 | j_mayer | case EXCP_OPCDEC:
|
2557 | 6049f4f8 | Richard Henderson | do_sigill:
|
2558 | 6910b8f6 | Richard Henderson | env->lock_addr = -1;
|
2559 | 6049f4f8 | Richard Henderson | info.si_signo = TARGET_SIGILL; |
2560 | 6049f4f8 | Richard Henderson | info.si_errno = 0;
|
2561 | 6049f4f8 | Richard Henderson | info.si_code = TARGET_ILL_ILLOPC; |
2562 | 6049f4f8 | Richard Henderson | info._sifields._sigfault._addr = env->pc; |
2563 | 6049f4f8 | Richard Henderson | queue_signal(env, info.si_signo, &info); |
2564 | 7a3148a9 | j_mayer | break;
|
2565 | 7a3148a9 | j_mayer | case EXCP_FEN:
|
2566 | 6049f4f8 | Richard Henderson | /* No-op. Linux simply re-enables the FPU. */
|
2567 | 7a3148a9 | j_mayer | break;
|
2568 | 7a3148a9 | j_mayer | case EXCP_CALL_PAL ... (EXCP_CALL_PALP - 1): |
2569 | 6910b8f6 | Richard Henderson | env->lock_addr = -1;
|
2570 | 6049f4f8 | Richard Henderson | switch ((trapnr >> 6) | 0x80) { |
2571 | 6049f4f8 | Richard Henderson | case 0x80: |
2572 | 6049f4f8 | Richard Henderson | /* BPT */
|
2573 | 6049f4f8 | Richard Henderson | info.si_signo = TARGET_SIGTRAP; |
2574 | 6049f4f8 | Richard Henderson | info.si_errno = 0;
|
2575 | 6049f4f8 | Richard Henderson | info.si_code = TARGET_TRAP_BRKPT; |
2576 | 6049f4f8 | Richard Henderson | info._sifields._sigfault._addr = env->pc; |
2577 | 6049f4f8 | Richard Henderson | queue_signal(env, info.si_signo, &info); |
2578 | 6049f4f8 | Richard Henderson | break;
|
2579 | 6049f4f8 | Richard Henderson | case 0x81: |
2580 | 6049f4f8 | Richard Henderson | /* BUGCHK */
|
2581 | 6049f4f8 | Richard Henderson | info.si_signo = TARGET_SIGTRAP; |
2582 | 6049f4f8 | Richard Henderson | info.si_errno = 0;
|
2583 | 6049f4f8 | Richard Henderson | info.si_code = 0;
|
2584 | 6049f4f8 | Richard Henderson | info._sifields._sigfault._addr = env->pc; |
2585 | 6049f4f8 | Richard Henderson | queue_signal(env, info.si_signo, &info); |
2586 | 6049f4f8 | Richard Henderson | break;
|
2587 | 6049f4f8 | Richard Henderson | case 0x83: |
2588 | 6049f4f8 | Richard Henderson | /* CALLSYS */
|
2589 | 6049f4f8 | Richard Henderson | trapnr = env->ir[IR_V0]; |
2590 | 6049f4f8 | Richard Henderson | sysret = do_syscall(env, trapnr, |
2591 | 6049f4f8 | Richard Henderson | env->ir[IR_A0], env->ir[IR_A1], |
2592 | 6049f4f8 | Richard Henderson | env->ir[IR_A2], env->ir[IR_A3], |
2593 | 6049f4f8 | Richard Henderson | env->ir[IR_A4], env->ir[IR_A5]); |
2594 | a5b3b13b | Richard Henderson | if (trapnr == TARGET_NR_sigreturn
|
2595 | a5b3b13b | Richard Henderson | || trapnr == TARGET_NR_rt_sigreturn) { |
2596 | a5b3b13b | Richard Henderson | break;
|
2597 | a5b3b13b | Richard Henderson | } |
2598 | a5b3b13b | Richard Henderson | /* Syscall writes 0 to V0 to bypass error check, similar
|
2599 | a5b3b13b | Richard Henderson | to how this is handled internal to Linux kernel. */
|
2600 | a5b3b13b | Richard Henderson | if (env->ir[IR_V0] == 0) { |
2601 | a5b3b13b | Richard Henderson | env->ir[IR_V0] = sysret; |
2602 | a5b3b13b | Richard Henderson | } else {
|
2603 | 6049f4f8 | Richard Henderson | env->ir[IR_V0] = (sysret < 0 ? -sysret : sysret);
|
2604 | 6049f4f8 | Richard Henderson | env->ir[IR_A3] = (sysret < 0);
|
2605 | 6049f4f8 | Richard Henderson | } |
2606 | 6049f4f8 | Richard Henderson | break;
|
2607 | 6049f4f8 | Richard Henderson | case 0x86: |
2608 | 6049f4f8 | Richard Henderson | /* IMB */
|
2609 | 6049f4f8 | Richard Henderson | /* ??? We can probably elide the code using page_unprotect
|
2610 | 6049f4f8 | Richard Henderson | that is checking for self-modifying code. Instead we
|
2611 | 6049f4f8 | Richard Henderson | could simply call tb_flush here. Until we work out the
|
2612 | 6049f4f8 | Richard Henderson | changes required to turn off the extra write protection,
|
2613 | 6049f4f8 | Richard Henderson | this can be a no-op. */
|
2614 | 6049f4f8 | Richard Henderson | break;
|
2615 | 6049f4f8 | Richard Henderson | case 0x9E: |
2616 | 6049f4f8 | Richard Henderson | /* RDUNIQUE */
|
2617 | 6049f4f8 | Richard Henderson | /* Handled in the translator for usermode. */
|
2618 | 6049f4f8 | Richard Henderson | abort(); |
2619 | 6049f4f8 | Richard Henderson | case 0x9F: |
2620 | 6049f4f8 | Richard Henderson | /* WRUNIQUE */
|
2621 | 6049f4f8 | Richard Henderson | /* Handled in the translator for usermode. */
|
2622 | 6049f4f8 | Richard Henderson | abort(); |
2623 | 6049f4f8 | Richard Henderson | case 0xAA: |
2624 | 6049f4f8 | Richard Henderson | /* GENTRAP */
|
2625 | 6049f4f8 | Richard Henderson | info.si_signo = TARGET_SIGFPE; |
2626 | 6049f4f8 | Richard Henderson | switch (env->ir[IR_A0]) {
|
2627 | 6049f4f8 | Richard Henderson | case TARGET_GEN_INTOVF:
|
2628 | 6049f4f8 | Richard Henderson | info.si_code = TARGET_FPE_INTOVF; |
2629 | 6049f4f8 | Richard Henderson | break;
|
2630 | 6049f4f8 | Richard Henderson | case TARGET_GEN_INTDIV:
|
2631 | 6049f4f8 | Richard Henderson | info.si_code = TARGET_FPE_INTDIV; |
2632 | 6049f4f8 | Richard Henderson | break;
|
2633 | 6049f4f8 | Richard Henderson | case TARGET_GEN_FLTOVF:
|
2634 | 6049f4f8 | Richard Henderson | info.si_code = TARGET_FPE_FLTOVF; |
2635 | 6049f4f8 | Richard Henderson | break;
|
2636 | 6049f4f8 | Richard Henderson | case TARGET_GEN_FLTUND:
|
2637 | 6049f4f8 | Richard Henderson | info.si_code = TARGET_FPE_FLTUND; |
2638 | 6049f4f8 | Richard Henderson | break;
|
2639 | 6049f4f8 | Richard Henderson | case TARGET_GEN_FLTINV:
|
2640 | 6049f4f8 | Richard Henderson | info.si_code = TARGET_FPE_FLTINV; |
2641 | 6049f4f8 | Richard Henderson | break;
|
2642 | 6049f4f8 | Richard Henderson | case TARGET_GEN_FLTINE:
|
2643 | 6049f4f8 | Richard Henderson | info.si_code = TARGET_FPE_FLTRES; |
2644 | 6049f4f8 | Richard Henderson | break;
|
2645 | 6049f4f8 | Richard Henderson | case TARGET_GEN_ROPRAND:
|
2646 | 6049f4f8 | Richard Henderson | info.si_code = 0;
|
2647 | 6049f4f8 | Richard Henderson | break;
|
2648 | 6049f4f8 | Richard Henderson | default:
|
2649 | 6049f4f8 | Richard Henderson | info.si_signo = TARGET_SIGTRAP; |
2650 | 6049f4f8 | Richard Henderson | info.si_code = 0;
|
2651 | 6049f4f8 | Richard Henderson | break;
|
2652 | 6049f4f8 | Richard Henderson | } |
2653 | 6049f4f8 | Richard Henderson | info.si_errno = 0;
|
2654 | 6049f4f8 | Richard Henderson | info._sifields._sigfault._addr = env->pc; |
2655 | 6049f4f8 | Richard Henderson | queue_signal(env, info.si_signo, &info); |
2656 | 6049f4f8 | Richard Henderson | break;
|
2657 | 6049f4f8 | Richard Henderson | default:
|
2658 | 6049f4f8 | Richard Henderson | goto do_sigill;
|
2659 | 6049f4f8 | Richard Henderson | } |
2660 | 7a3148a9 | j_mayer | break;
|
2661 | 7a3148a9 | j_mayer | case EXCP_CALL_PALP ... (EXCP_CALL_PALE - 1): |
2662 | 6049f4f8 | Richard Henderson | goto do_sigill;
|
2663 | 7a3148a9 | j_mayer | case EXCP_DEBUG:
|
2664 | 6049f4f8 | Richard Henderson | info.si_signo = gdb_handlesig (env, TARGET_SIGTRAP); |
2665 | 6049f4f8 | Richard Henderson | if (info.si_signo) {
|
2666 | 6910b8f6 | Richard Henderson | env->lock_addr = -1;
|
2667 | 6049f4f8 | Richard Henderson | info.si_errno = 0;
|
2668 | 6049f4f8 | Richard Henderson | info.si_code = TARGET_TRAP_BRKPT; |
2669 | 6049f4f8 | Richard Henderson | queue_signal(env, info.si_signo, &info); |
2670 | 7a3148a9 | j_mayer | } |
2671 | 7a3148a9 | j_mayer | break;
|
2672 | 6910b8f6 | Richard Henderson | case EXCP_STL_C:
|
2673 | 6910b8f6 | Richard Henderson | case EXCP_STQ_C:
|
2674 | 6910b8f6 | Richard Henderson | do_store_exclusive(env, env->error_code, trapnr - EXCP_STL_C); |
2675 | 6910b8f6 | Richard Henderson | break;
|
2676 | 7a3148a9 | j_mayer | default:
|
2677 | 7a3148a9 | j_mayer | printf ("Unhandled trap: 0x%x\n", trapnr);
|
2678 | 7a3148a9 | j_mayer | cpu_dump_state(env, stderr, fprintf, 0);
|
2679 | 7a3148a9 | j_mayer | exit (1);
|
2680 | 7a3148a9 | j_mayer | } |
2681 | 7a3148a9 | j_mayer | process_pending_signals (env); |
2682 | 7a3148a9 | j_mayer | } |
2683 | 7a3148a9 | j_mayer | } |
2684 | 7a3148a9 | j_mayer | #endif /* TARGET_ALPHA */ |
2685 | 7a3148a9 | j_mayer | |
2686 | 6672b0b2 | Peter Maydell | static void version(void) |
2687 | 6672b0b2 | Peter Maydell | { |
2688 | 6672b0b2 | Peter Maydell | printf("qemu-" TARGET_ARCH " version " QEMU_VERSION QEMU_PKGVERSION |
2689 | 6672b0b2 | Peter Maydell | ", Copyright (c) 2003-2008 Fabrice Bellard\n");
|
2690 | 6672b0b2 | Peter Maydell | } |
2691 | 6672b0b2 | Peter Maydell | |
2692 | 8fcd3692 | blueswir1 | static void usage(void) |
2693 | 31e31b8a | bellard | { |
2694 | 6672b0b2 | Peter Maydell | version(); |
2695 | 6672b0b2 | Peter Maydell | printf("usage: qemu-" TARGET_ARCH " [options] program [arguments...]\n" |
2696 | b346ff46 | bellard | "Linux CPU emulator (compiled for %s emulation)\n"
|
2697 | d691f669 | bellard | "\n"
|
2698 | 68d0f70e | bellard | "Standard options:\n"
|
2699 | b12b6a18 | ths | "-h print this help\n"
|
2700 | 6672b0b2 | Peter Maydell | "-version display version information and exit\n"
|
2701 | b12b6a18 | ths | "-g port wait gdb connection to port\n"
|
2702 | b12b6a18 | ths | "-L path set the elf interpreter prefix (default=%s)\n"
|
2703 | b12b6a18 | ths | "-s size set the stack size in bytes (default=%ld)\n"
|
2704 | b12b6a18 | ths | "-cpu model select CPU (-cpu ? for list)\n"
|
2705 | b12b6a18 | ths | "-drop-ld-preload drop LD_PRELOAD for target process\n"
|
2706 | 04a6dfeb | aurel32 | "-E var=value sets/modifies targets environment variable(s)\n"
|
2707 | 04a6dfeb | aurel32 | "-U var unsets targets environment variable(s)\n"
|
2708 | 7d8cec95 | aurel32 | "-0 argv0 forces target process argv[0] to be argv0\n"
|
2709 | 379f6698 | Paul Brook | #if defined(CONFIG_USE_GUEST_BASE)
|
2710 | 379f6698 | Paul Brook | "-B address set guest_base address to address\n"
|
2711 | 68a1c816 | Paul Brook | "-R size reserve size bytes for guest virtual address space\n"
|
2712 | 379f6698 | Paul Brook | #endif
|
2713 | 54936004 | bellard | "\n"
|
2714 | 68d0f70e | bellard | "Debug options:\n"
|
2715 | 6f1f31c0 | bellard | "-d options activate log (logfile=%s)\n"
|
2716 | b6741956 | bellard | "-p pagesize set the host page size to 'pagesize'\n"
|
2717 | 1b530a6d | aurel32 | "-singlestep always run in singlestep mode\n"
|
2718 | b01bcae6 | balrog | "-strace log system calls\n"
|
2719 | b01bcae6 | balrog | "\n"
|
2720 | 68d0f70e | bellard | "Environment variables:\n"
|
2721 | b01bcae6 | balrog | "QEMU_STRACE Print system calls and arguments similar to the\n"
|
2722 | b01bcae6 | balrog | " 'strace' program. Enable by setting to any value.\n"
|
2723 | 04a6dfeb | aurel32 | "You can use -E and -U options to set/unset environment variables\n"
|
2724 | 04a6dfeb | aurel32 | "for target process. It is possible to provide several variables\n"
|
2725 | 04a6dfeb | aurel32 | "by repeating the option. For example:\n"
|
2726 | 04a6dfeb | aurel32 | " -E var1=val2 -E var2=val2 -U LD_PRELOAD -U LD_DEBUG\n"
|
2727 | 04a6dfeb | aurel32 | "Note that if you provide several changes to single variable\n"
|
2728 | 04a6dfeb | aurel32 | "last change will stay in effect.\n"
|
2729 | b01bcae6 | balrog | , |
2730 | b346ff46 | bellard | TARGET_ARCH, |
2731 | 5fafdf24 | ths | interp_prefix, |
2732 | 703e0e89 | Richard Henderson | guest_stack_size, |
2733 | 54936004 | bellard | DEBUG_LOGFILE); |
2734 | 2d18e637 | blueswir1 | exit(1);
|
2735 | 31e31b8a | bellard | } |
2736 | 31e31b8a | bellard | |
2737 | d5975363 | pbrook | THREAD CPUState *thread_env; |
2738 | 59faf6d6 | bellard | |
2739 | edf8e2af | Mika Westerberg | void task_settid(TaskState *ts)
|
2740 | edf8e2af | Mika Westerberg | { |
2741 | edf8e2af | Mika Westerberg | if (ts->ts_tid == 0) { |
2742 | 2f7bb878 | Juan Quintela | #ifdef CONFIG_USE_NPTL
|
2743 | edf8e2af | Mika Westerberg | ts->ts_tid = (pid_t)syscall(SYS_gettid); |
2744 | edf8e2af | Mika Westerberg | #else
|
2745 | edf8e2af | Mika Westerberg | /* when no threads are used, tid becomes pid */
|
2746 | edf8e2af | Mika Westerberg | ts->ts_tid = getpid(); |
2747 | edf8e2af | Mika Westerberg | #endif
|
2748 | edf8e2af | Mika Westerberg | } |
2749 | edf8e2af | Mika Westerberg | } |
2750 | edf8e2af | Mika Westerberg | |
2751 | edf8e2af | Mika Westerberg | void stop_all_tasks(void) |
2752 | edf8e2af | Mika Westerberg | { |
2753 | edf8e2af | Mika Westerberg | /*
|
2754 | edf8e2af | Mika Westerberg | * We trust that when using NPTL, start_exclusive()
|
2755 | edf8e2af | Mika Westerberg | * handles thread stopping correctly.
|
2756 | edf8e2af | Mika Westerberg | */
|
2757 | edf8e2af | Mika Westerberg | start_exclusive(); |
2758 | edf8e2af | Mika Westerberg | } |
2759 | edf8e2af | Mika Westerberg | |
2760 | c3a92833 | pbrook | /* Assumes contents are already zeroed. */
|
2761 | 624f7979 | pbrook | void init_task_state(TaskState *ts)
|
2762 | 624f7979 | pbrook | { |
2763 | 624f7979 | pbrook | int i;
|
2764 | 624f7979 | pbrook | |
2765 | 624f7979 | pbrook | ts->used = 1;
|
2766 | 624f7979 | pbrook | ts->first_free = ts->sigqueue_table; |
2767 | 624f7979 | pbrook | for (i = 0; i < MAX_SIGQUEUE_SIZE - 1; i++) { |
2768 | 624f7979 | pbrook | ts->sigqueue_table[i].next = &ts->sigqueue_table[i + 1];
|
2769 | 624f7979 | pbrook | } |
2770 | 624f7979 | pbrook | ts->sigqueue_table[i].next = NULL;
|
2771 | 624f7979 | pbrook | } |
2772 | 624f7979 | pbrook | |
2773 | 902b3d5c | malc | int main(int argc, char **argv, char **envp) |
2774 | 31e31b8a | bellard | { |
2775 | 31e31b8a | bellard | const char *filename; |
2776 | b1f9be31 | j_mayer | const char *cpu_model; |
2777 | 01ffc75b | bellard | struct target_pt_regs regs1, *regs = ®s1;
|
2778 | 31e31b8a | bellard | struct image_info info1, *info = &info1;
|
2779 | edf8e2af | Mika Westerberg | struct linux_binprm bprm;
|
2780 | 48e15fc2 | Nathan Froyd | TaskState *ts; |
2781 | b346ff46 | bellard | CPUState *env; |
2782 | 586314f2 | bellard | int optind;
|
2783 | d691f669 | bellard | const char *r; |
2784 | 74c33bed | bellard | int gdbstub_port = 0; |
2785 | 04a6dfeb | aurel32 | char **target_environ, **wrk;
|
2786 | 7d8cec95 | aurel32 | char **target_argv;
|
2787 | 7d8cec95 | aurel32 | int target_argc;
|
2788 | 04a6dfeb | aurel32 | envlist_t *envlist = NULL;
|
2789 | 7d8cec95 | aurel32 | const char *argv0 = NULL; |
2790 | 7d8cec95 | aurel32 | int i;
|
2791 | fd4d81dd | Arnaud Patard | int ret;
|
2792 | b12b6a18 | ths | |
2793 | 31e31b8a | bellard | if (argc <= 1) |
2794 | 44de1b33 | pbrook | usage(); |
2795 | f801f97e | bellard | |
2796 | 902b3d5c | malc | qemu_cache_utils_init(envp); |
2797 | 902b3d5c | malc | |
2798 | cc38b844 | bellard | /* init debug */
|
2799 | cc38b844 | bellard | cpu_set_log_filename(DEBUG_LOGFILE); |
2800 | cc38b844 | bellard | |
2801 | 04a6dfeb | aurel32 | if ((envlist = envlist_create()) == NULL) { |
2802 | 04a6dfeb | aurel32 | (void) fprintf(stderr, "Unable to allocate envlist\n"); |
2803 | 04a6dfeb | aurel32 | exit(1);
|
2804 | 04a6dfeb | aurel32 | } |
2805 | 04a6dfeb | aurel32 | |
2806 | 04a6dfeb | aurel32 | /* add current environment into the list */
|
2807 | 04a6dfeb | aurel32 | for (wrk = environ; *wrk != NULL; wrk++) { |
2808 | 04a6dfeb | aurel32 | (void) envlist_setenv(envlist, *wrk);
|
2809 | 04a6dfeb | aurel32 | } |
2810 | 04a6dfeb | aurel32 | |
2811 | 703e0e89 | Richard Henderson | /* Read the stack limit from the kernel. If it's "unlimited",
|
2812 | 703e0e89 | Richard Henderson | then we can do little else besides use the default. */
|
2813 | 703e0e89 | Richard Henderson | { |
2814 | 703e0e89 | Richard Henderson | struct rlimit lim;
|
2815 | 703e0e89 | Richard Henderson | if (getrlimit(RLIMIT_STACK, &lim) == 0 |
2816 | 81bbe906 | takasi-y@ops.dti.ne.jp | && lim.rlim_cur != RLIM_INFINITY |
2817 | 81bbe906 | takasi-y@ops.dti.ne.jp | && lim.rlim_cur == (target_long)lim.rlim_cur) { |
2818 | 703e0e89 | Richard Henderson | guest_stack_size = lim.rlim_cur; |
2819 | 703e0e89 | Richard Henderson | } |
2820 | 703e0e89 | Richard Henderson | } |
2821 | 703e0e89 | Richard Henderson | |
2822 | b1f9be31 | j_mayer | cpu_model = NULL;
|
2823 | b5ec5ce0 | john cooper | #if defined(cpudef_setup)
|
2824 | b5ec5ce0 | john cooper | cpudef_setup(); /* parse cpu definitions in target config file (TBD) */
|
2825 | b5ec5ce0 | john cooper | #endif
|
2826 | b5ec5ce0 | john cooper | |
2827 | 586314f2 | bellard | optind = 1;
|
2828 | d691f669 | bellard | for(;;) {
|
2829 | d691f669 | bellard | if (optind >= argc)
|
2830 | d691f669 | bellard | break;
|
2831 | d691f669 | bellard | r = argv[optind]; |
2832 | d691f669 | bellard | if (r[0] != '-') |
2833 | d691f669 | bellard | break;
|
2834 | 586314f2 | bellard | optind++; |
2835 | d691f669 | bellard | r++; |
2836 | d691f669 | bellard | if (!strcmp(r, "-")) { |
2837 | d691f669 | bellard | break;
|
2838 | d691f669 | bellard | } else if (!strcmp(r, "d")) { |
2839 | e19e89a5 | bellard | int mask;
|
2840 | c7cd6a37 | blueswir1 | const CPULogItem *item;
|
2841 | 6f1f31c0 | bellard | |
2842 | 6f1f31c0 | bellard | if (optind >= argc)
|
2843 | 6f1f31c0 | bellard | break;
|
2844 | 3b46e624 | ths | |
2845 | 6f1f31c0 | bellard | r = argv[optind++]; |
2846 | 6f1f31c0 | bellard | mask = cpu_str_to_log_mask(r); |
2847 | e19e89a5 | bellard | if (!mask) {
|
2848 | e19e89a5 | bellard | printf("Log items (comma separated):\n");
|
2849 | e19e89a5 | bellard | for(item = cpu_log_items; item->mask != 0; item++) { |
2850 | e19e89a5 | bellard | printf("%-10s %s\n", item->name, item->help);
|
2851 | e19e89a5 | bellard | } |
2852 | e19e89a5 | bellard | exit(1);
|
2853 | e19e89a5 | bellard | } |
2854 | e19e89a5 | bellard | cpu_set_log(mask); |
2855 | 04a6dfeb | aurel32 | } else if (!strcmp(r, "E")) { |
2856 | 04a6dfeb | aurel32 | r = argv[optind++]; |
2857 | 04a6dfeb | aurel32 | if (envlist_setenv(envlist, r) != 0) |
2858 | 04a6dfeb | aurel32 | usage(); |
2859 | f66724c9 | Stefan Weil | } else if (!strcmp(r, "ignore-environment")) { |
2860 | f66724c9 | Stefan Weil | envlist_free(envlist); |
2861 | f66724c9 | Stefan Weil | if ((envlist = envlist_create()) == NULL) { |
2862 | f66724c9 | Stefan Weil | (void) fprintf(stderr, "Unable to allocate envlist\n"); |
2863 | f66724c9 | Stefan Weil | exit(1);
|
2864 | f66724c9 | Stefan Weil | } |
2865 | 04a6dfeb | aurel32 | } else if (!strcmp(r, "U")) { |
2866 | 04a6dfeb | aurel32 | r = argv[optind++]; |
2867 | 04a6dfeb | aurel32 | if (envlist_unsetenv(envlist, r) != 0) |
2868 | 04a6dfeb | aurel32 | usage(); |
2869 | 7d8cec95 | aurel32 | } else if (!strcmp(r, "0")) { |
2870 | 7d8cec95 | aurel32 | r = argv[optind++]; |
2871 | 7d8cec95 | aurel32 | argv0 = r; |
2872 | d691f669 | bellard | } else if (!strcmp(r, "s")) { |
2873 | 491150db | aurel32 | if (optind >= argc)
|
2874 | 491150db | aurel32 | break;
|
2875 | d691f669 | bellard | r = argv[optind++]; |
2876 | 703e0e89 | Richard Henderson | guest_stack_size = strtoul(r, (char **)&r, 0); |
2877 | 703e0e89 | Richard Henderson | if (guest_stack_size == 0) |
2878 | 44de1b33 | pbrook | usage(); |
2879 | d691f669 | bellard | if (*r == 'M') |
2880 | 703e0e89 | Richard Henderson | guest_stack_size *= 1024 * 1024; |
2881 | d691f669 | bellard | else if (*r == 'k' || *r == 'K') |
2882 | 703e0e89 | Richard Henderson | guest_stack_size *= 1024;
|
2883 | d691f669 | bellard | } else if (!strcmp(r, "L")) { |
2884 | d691f669 | bellard | interp_prefix = argv[optind++]; |
2885 | 54936004 | bellard | } else if (!strcmp(r, "p")) { |
2886 | 491150db | aurel32 | if (optind >= argc)
|
2887 | 491150db | aurel32 | break;
|
2888 | 83fb7adf | bellard | qemu_host_page_size = atoi(argv[optind++]); |
2889 | 83fb7adf | bellard | if (qemu_host_page_size == 0 || |
2890 | 83fb7adf | bellard | (qemu_host_page_size & (qemu_host_page_size - 1)) != 0) { |
2891 | 54936004 | bellard | fprintf(stderr, "page size must be a power of two\n");
|
2892 | 54936004 | bellard | exit(1);
|
2893 | 54936004 | bellard | } |
2894 | 1fddef4b | bellard | } else if (!strcmp(r, "g")) { |
2895 | 491150db | aurel32 | if (optind >= argc)
|
2896 | 491150db | aurel32 | break;
|
2897 | 74c33bed | bellard | gdbstub_port = atoi(argv[optind++]); |
2898 | c5937220 | pbrook | } else if (!strcmp(r, "r")) { |
2899 | c5937220 | pbrook | qemu_uname_release = argv[optind++]; |
2900 | b1f9be31 | j_mayer | } else if (!strcmp(r, "cpu")) { |
2901 | b1f9be31 | j_mayer | cpu_model = argv[optind++]; |
2902 | 491150db | aurel32 | if (cpu_model == NULL || strcmp(cpu_model, "?") == 0) { |
2903 | c732abe2 | j_mayer | /* XXX: implement xxx_cpu_list for targets that still miss it */
|
2904 | b5ec5ce0 | john cooper | #if defined(cpu_list_id)
|
2905 | b5ec5ce0 | john cooper | cpu_list_id(stdout, &fprintf, "");
|
2906 | 6d1db8c3 | Laurent Vivier | #elif defined(cpu_list)
|
2907 | 6d1db8c3 | Laurent Vivier | cpu_list(stdout, &fprintf); /* deprecated */
|
2908 | b1f9be31 | j_mayer | #endif
|
2909 | 2d18e637 | blueswir1 | exit(1);
|
2910 | b1f9be31 | j_mayer | } |
2911 | 379f6698 | Paul Brook | #if defined(CONFIG_USE_GUEST_BASE)
|
2912 | 379f6698 | Paul Brook | } else if (!strcmp(r, "B")) { |
2913 | 379f6698 | Paul Brook | guest_base = strtol(argv[optind++], NULL, 0); |
2914 | 379f6698 | Paul Brook | have_guest_base = 1;
|
2915 | 68a1c816 | Paul Brook | } else if (!strcmp(r, "R")) { |
2916 | 68a1c816 | Paul Brook | char *p;
|
2917 | 68a1c816 | Paul Brook | int shift = 0; |
2918 | 68a1c816 | Paul Brook | reserved_va = strtoul(argv[optind++], &p, 0);
|
2919 | 68a1c816 | Paul Brook | switch (*p) {
|
2920 | 68a1c816 | Paul Brook | case 'k': |
2921 | 68a1c816 | Paul Brook | case 'K': |
2922 | 68a1c816 | Paul Brook | shift = 10;
|
2923 | 68a1c816 | Paul Brook | break;
|
2924 | 68a1c816 | Paul Brook | case 'M': |
2925 | 68a1c816 | Paul Brook | shift = 20;
|
2926 | 68a1c816 | Paul Brook | break;
|
2927 | 68a1c816 | Paul Brook | case 'G': |
2928 | 68a1c816 | Paul Brook | shift = 30;
|
2929 | 68a1c816 | Paul Brook | break;
|
2930 | 68a1c816 | Paul Brook | } |
2931 | 68a1c816 | Paul Brook | if (shift) {
|
2932 | 68a1c816 | Paul Brook | unsigned long unshifted = reserved_va; |
2933 | 68a1c816 | Paul Brook | p++; |
2934 | 68a1c816 | Paul Brook | reserved_va <<= shift; |
2935 | 68a1c816 | Paul Brook | if (((reserved_va >> shift) != unshifted)
|
2936 | 68a1c816 | Paul Brook | #if HOST_LONG_BITS > TARGET_VIRT_ADDR_SPACE_BITS
|
2937 | 68a1c816 | Paul Brook | || (reserved_va > (1ul << TARGET_VIRT_ADDR_SPACE_BITS))
|
2938 | 68a1c816 | Paul Brook | #endif
|
2939 | 68a1c816 | Paul Brook | ) { |
2940 | 68a1c816 | Paul Brook | fprintf(stderr, "Reserved virtual address too big\n");
|
2941 | 68a1c816 | Paul Brook | exit(1);
|
2942 | 68a1c816 | Paul Brook | } |
2943 | 68a1c816 | Paul Brook | } |
2944 | 68a1c816 | Paul Brook | if (*p) {
|
2945 | 68a1c816 | Paul Brook | fprintf(stderr, "Unrecognised -R size suffix '%s'\n", p);
|
2946 | 68a1c816 | Paul Brook | exit(1);
|
2947 | 68a1c816 | Paul Brook | } |
2948 | 379f6698 | Paul Brook | #endif
|
2949 | b12b6a18 | ths | } else if (!strcmp(r, "drop-ld-preload")) { |
2950 | 04a6dfeb | aurel32 | (void) envlist_unsetenv(envlist, "LD_PRELOAD"); |
2951 | 1b530a6d | aurel32 | } else if (!strcmp(r, "singlestep")) { |
2952 | 1b530a6d | aurel32 | singlestep = 1;
|
2953 | b6741956 | bellard | } else if (!strcmp(r, "strace")) { |
2954 | b6741956 | bellard | do_strace = 1;
|
2955 | 6672b0b2 | Peter Maydell | } else if (!strcmp(r, "version")) { |
2956 | 6672b0b2 | Peter Maydell | version(); |
2957 | 6672b0b2 | Peter Maydell | exit(0);
|
2958 | 6672b0b2 | Peter Maydell | } else {
|
2959 | d691f669 | bellard | usage(); |
2960 | d691f669 | bellard | } |
2961 | 586314f2 | bellard | } |
2962 | d691f669 | bellard | if (optind >= argc)
|
2963 | d691f669 | bellard | usage(); |
2964 | 586314f2 | bellard | filename = argv[optind]; |
2965 | d088d664 | aurel32 | exec_path = argv[optind]; |
2966 | 586314f2 | bellard | |
2967 | 31e31b8a | bellard | /* Zero out regs */
|
2968 | 01ffc75b | bellard | memset(regs, 0, sizeof(struct target_pt_regs)); |
2969 | 31e31b8a | bellard | |
2970 | 31e31b8a | bellard | /* Zero out image_info */
|
2971 | 31e31b8a | bellard | memset(info, 0, sizeof(struct image_info)); |
2972 | 31e31b8a | bellard | |
2973 | edf8e2af | Mika Westerberg | memset(&bprm, 0, sizeof (bprm)); |
2974 | edf8e2af | Mika Westerberg | |
2975 | 74cd30b8 | bellard | /* Scan interp_prefix dir for replacement files. */
|
2976 | 74cd30b8 | bellard | init_paths(interp_prefix); |
2977 | 74cd30b8 | bellard | |
2978 | 46027c07 | bellard | if (cpu_model == NULL) { |
2979 | aaed909a | bellard | #if defined(TARGET_I386)
|
2980 | 46027c07 | bellard | #ifdef TARGET_X86_64
|
2981 | 46027c07 | bellard | cpu_model = "qemu64";
|
2982 | 46027c07 | bellard | #else
|
2983 | 46027c07 | bellard | cpu_model = "qemu32";
|
2984 | 46027c07 | bellard | #endif
|
2985 | aaed909a | bellard | #elif defined(TARGET_ARM)
|
2986 | 088ab16c | pbrook | cpu_model = "any";
|
2987 | d2fbca94 | Guan Xuetao | #elif defined(TARGET_UNICORE32)
|
2988 | d2fbca94 | Guan Xuetao | cpu_model = "any";
|
2989 | aaed909a | bellard | #elif defined(TARGET_M68K)
|
2990 | aaed909a | bellard | cpu_model = "any";
|
2991 | aaed909a | bellard | #elif defined(TARGET_SPARC)
|
2992 | aaed909a | bellard | #ifdef TARGET_SPARC64
|
2993 | aaed909a | bellard | cpu_model = "TI UltraSparc II";
|
2994 | aaed909a | bellard | #else
|
2995 | aaed909a | bellard | cpu_model = "Fujitsu MB86904";
|
2996 | 46027c07 | bellard | #endif
|
2997 | aaed909a | bellard | #elif defined(TARGET_MIPS)
|
2998 | aaed909a | bellard | #if defined(TARGET_ABI_MIPSN32) || defined(TARGET_ABI_MIPSN64)
|
2999 | aaed909a | bellard | cpu_model = "20Kc";
|
3000 | aaed909a | bellard | #else
|
3001 | aaed909a | bellard | cpu_model = "24Kf";
|
3002 | aaed909a | bellard | #endif
|
3003 | aaed909a | bellard | #elif defined(TARGET_PPC)
|
3004 | 7ded4f52 | bellard | #ifdef TARGET_PPC64
|
3005 | f7177937 | Aurelien Jarno | cpu_model = "970fx";
|
3006 | 7ded4f52 | bellard | #else
|
3007 | aaed909a | bellard | cpu_model = "750";
|
3008 | 7ded4f52 | bellard | #endif
|
3009 | aaed909a | bellard | #else
|
3010 | aaed909a | bellard | cpu_model = "any";
|
3011 | aaed909a | bellard | #endif
|
3012 | aaed909a | bellard | } |
3013 | 26a5f13b | bellard | cpu_exec_init_all(0);
|
3014 | 83fb7adf | bellard | /* NOTE: we need to init the CPU at this stage to get
|
3015 | 83fb7adf | bellard | qemu_host_page_size */
|
3016 | aaed909a | bellard | env = cpu_init(cpu_model); |
3017 | aaed909a | bellard | if (!env) {
|
3018 | aaed909a | bellard | fprintf(stderr, "Unable to find CPU definition\n");
|
3019 | aaed909a | bellard | exit(1);
|
3020 | aaed909a | bellard | } |
3021 | b55a37c9 | Blue Swirl | #if defined(TARGET_I386) || defined(TARGET_SPARC) || defined(TARGET_PPC)
|
3022 | b55a37c9 | Blue Swirl | cpu_reset(env); |
3023 | b55a37c9 | Blue Swirl | #endif
|
3024 | b55a37c9 | Blue Swirl | |
3025 | d5975363 | pbrook | thread_env = env; |
3026 | 3b46e624 | ths | |
3027 | b6741956 | bellard | if (getenv("QEMU_STRACE")) { |
3028 | b6741956 | bellard | do_strace = 1;
|
3029 | b92c47c1 | ths | } |
3030 | b92c47c1 | ths | |
3031 | 04a6dfeb | aurel32 | target_environ = envlist_to_environ(envlist, NULL);
|
3032 | 04a6dfeb | aurel32 | envlist_free(envlist); |
3033 | b12b6a18 | ths | |
3034 | 379f6698 | Paul Brook | #if defined(CONFIG_USE_GUEST_BASE)
|
3035 | 379f6698 | Paul Brook | /*
|
3036 | 379f6698 | Paul Brook | * Now that page sizes are configured in cpu_init() we can do
|
3037 | 379f6698 | Paul Brook | * proper page alignment for guest_base.
|
3038 | 379f6698 | Paul Brook | */
|
3039 | 379f6698 | Paul Brook | guest_base = HOST_PAGE_ALIGN(guest_base); |
3040 | 68a1c816 | Paul Brook | |
3041 | 68a1c816 | Paul Brook | if (reserved_va) {
|
3042 | 68a1c816 | Paul Brook | void *p;
|
3043 | 68a1c816 | Paul Brook | int flags;
|
3044 | 68a1c816 | Paul Brook | |
3045 | 68a1c816 | Paul Brook | flags = MAP_ANONYMOUS | MAP_PRIVATE | MAP_NORESERVE; |
3046 | 68a1c816 | Paul Brook | if (have_guest_base) {
|
3047 | 68a1c816 | Paul Brook | flags |= MAP_FIXED; |
3048 | 68a1c816 | Paul Brook | } |
3049 | 68a1c816 | Paul Brook | p = mmap((void *)guest_base, reserved_va, PROT_NONE, flags, -1, 0); |
3050 | 68a1c816 | Paul Brook | if (p == MAP_FAILED) {
|
3051 | 68a1c816 | Paul Brook | fprintf(stderr, "Unable to reserve guest address space\n");
|
3052 | 68a1c816 | Paul Brook | exit(1);
|
3053 | 68a1c816 | Paul Brook | } |
3054 | 68a1c816 | Paul Brook | guest_base = (unsigned long)p; |
3055 | 68a1c816 | Paul Brook | /* Make sure the address is properly aligned. */
|
3056 | 68a1c816 | Paul Brook | if (guest_base & ~qemu_host_page_mask) {
|
3057 | 68a1c816 | Paul Brook | munmap(p, reserved_va); |
3058 | 68a1c816 | Paul Brook | p = mmap((void *)guest_base, reserved_va + qemu_host_page_size,
|
3059 | 68a1c816 | Paul Brook | PROT_NONE, flags, -1, 0); |
3060 | 68a1c816 | Paul Brook | if (p == MAP_FAILED) {
|
3061 | 68a1c816 | Paul Brook | fprintf(stderr, "Unable to reserve guest address space\n");
|
3062 | 68a1c816 | Paul Brook | exit(1);
|
3063 | 68a1c816 | Paul Brook | } |
3064 | 68a1c816 | Paul Brook | guest_base = HOST_PAGE_ALIGN((unsigned long)p); |
3065 | 68a1c816 | Paul Brook | } |
3066 | 68a1c816 | Paul Brook | qemu_log("Reserved 0x%lx bytes of guest address space\n", reserved_va);
|
3067 | 68a1c816 | Paul Brook | } |
3068 | 14f24e14 | Richard Henderson | #endif /* CONFIG_USE_GUEST_BASE */ |
3069 | 379f6698 | Paul Brook | |
3070 | 379f6698 | Paul Brook | /*
|
3071 | 379f6698 | Paul Brook | * Read in mmap_min_addr kernel parameter. This value is used
|
3072 | 379f6698 | Paul Brook | * When loading the ELF image to determine whether guest_base
|
3073 | 14f24e14 | Richard Henderson | * is needed. It is also used in mmap_find_vma.
|
3074 | 379f6698 | Paul Brook | */
|
3075 | 14f24e14 | Richard Henderson | { |
3076 | 379f6698 | Paul Brook | FILE *fp; |
3077 | 379f6698 | Paul Brook | |
3078 | 379f6698 | Paul Brook | if ((fp = fopen("/proc/sys/vm/mmap_min_addr", "r")) != NULL) { |
3079 | 379f6698 | Paul Brook | unsigned long tmp; |
3080 | 379f6698 | Paul Brook | if (fscanf(fp, "%lu", &tmp) == 1) { |
3081 | 379f6698 | Paul Brook | mmap_min_addr = tmp; |
3082 | 379f6698 | Paul Brook | qemu_log("host mmap_min_addr=0x%lx\n", mmap_min_addr);
|
3083 | 379f6698 | Paul Brook | } |
3084 | 379f6698 | Paul Brook | fclose(fp); |
3085 | 379f6698 | Paul Brook | } |
3086 | 379f6698 | Paul Brook | } |
3087 | 379f6698 | Paul Brook | |
3088 | 7d8cec95 | aurel32 | /*
|
3089 | 7d8cec95 | aurel32 | * Prepare copy of argv vector for target.
|
3090 | 7d8cec95 | aurel32 | */
|
3091 | 7d8cec95 | aurel32 | target_argc = argc - optind; |
3092 | 7d8cec95 | aurel32 | target_argv = calloc(target_argc + 1, sizeof (char *)); |
3093 | 7d8cec95 | aurel32 | if (target_argv == NULL) { |
3094 | 7d8cec95 | aurel32 | (void) fprintf(stderr, "Unable to allocate memory for target_argv\n"); |
3095 | 7d8cec95 | aurel32 | exit(1);
|
3096 | 7d8cec95 | aurel32 | } |
3097 | 7d8cec95 | aurel32 | |
3098 | 7d8cec95 | aurel32 | /*
|
3099 | 7d8cec95 | aurel32 | * If argv0 is specified (using '-0' switch) we replace
|
3100 | 7d8cec95 | aurel32 | * argv[0] pointer with the given one.
|
3101 | 7d8cec95 | aurel32 | */
|
3102 | 7d8cec95 | aurel32 | i = 0;
|
3103 | 7d8cec95 | aurel32 | if (argv0 != NULL) { |
3104 | 7d8cec95 | aurel32 | target_argv[i++] = strdup(argv0); |
3105 | 7d8cec95 | aurel32 | } |
3106 | 7d8cec95 | aurel32 | for (; i < target_argc; i++) {
|
3107 | 7d8cec95 | aurel32 | target_argv[i] = strdup(argv[optind + i]); |
3108 | 7d8cec95 | aurel32 | } |
3109 | 7d8cec95 | aurel32 | target_argv[target_argc] = NULL;
|
3110 | 7d8cec95 | aurel32 | |
3111 | 48e15fc2 | Nathan Froyd | ts = qemu_mallocz (sizeof(TaskState));
|
3112 | edf8e2af | Mika Westerberg | init_task_state(ts); |
3113 | edf8e2af | Mika Westerberg | /* build Task State */
|
3114 | edf8e2af | Mika Westerberg | ts->info = info; |
3115 | edf8e2af | Mika Westerberg | ts->bprm = &bprm; |
3116 | edf8e2af | Mika Westerberg | env->opaque = ts; |
3117 | edf8e2af | Mika Westerberg | task_settid(ts); |
3118 | edf8e2af | Mika Westerberg | |
3119 | fd4d81dd | Arnaud Patard | ret = loader_exec(filename, target_argv, target_environ, regs, |
3120 | fd4d81dd | Arnaud Patard | info, &bprm); |
3121 | fd4d81dd | Arnaud Patard | if (ret != 0) { |
3122 | fd4d81dd | Arnaud Patard | printf("Error %d while loading %s\n", ret, filename);
|
3123 | b12b6a18 | ths | _exit(1);
|
3124 | b12b6a18 | ths | } |
3125 | b12b6a18 | ths | |
3126 | 7d8cec95 | aurel32 | for (i = 0; i < target_argc; i++) { |
3127 | 7d8cec95 | aurel32 | free(target_argv[i]); |
3128 | 7d8cec95 | aurel32 | } |
3129 | 7d8cec95 | aurel32 | free(target_argv); |
3130 | 7d8cec95 | aurel32 | |
3131 | b12b6a18 | ths | for (wrk = target_environ; *wrk; wrk++) {
|
3132 | b12b6a18 | ths | free(*wrk); |
3133 | 31e31b8a | bellard | } |
3134 | 3b46e624 | ths | |
3135 | b12b6a18 | ths | free(target_environ); |
3136 | b12b6a18 | ths | |
3137 | 2e77eac6 | blueswir1 | if (qemu_log_enabled()) {
|
3138 | 379f6698 | Paul Brook | #if defined(CONFIG_USE_GUEST_BASE)
|
3139 | 379f6698 | Paul Brook | qemu_log("guest_base 0x%lx\n", guest_base);
|
3140 | 379f6698 | Paul Brook | #endif
|
3141 | 2e77eac6 | blueswir1 | log_page_dump(); |
3142 | 2e77eac6 | blueswir1 | |
3143 | 2e77eac6 | blueswir1 | qemu_log("start_brk 0x" TARGET_ABI_FMT_lx "\n", info->start_brk); |
3144 | 2e77eac6 | blueswir1 | qemu_log("end_code 0x" TARGET_ABI_FMT_lx "\n", info->end_code); |
3145 | 2e77eac6 | blueswir1 | qemu_log("start_code 0x" TARGET_ABI_FMT_lx "\n", |
3146 | 2e77eac6 | blueswir1 | info->start_code); |
3147 | 2e77eac6 | blueswir1 | qemu_log("start_data 0x" TARGET_ABI_FMT_lx "\n", |
3148 | 2e77eac6 | blueswir1 | info->start_data); |
3149 | 2e77eac6 | blueswir1 | qemu_log("end_data 0x" TARGET_ABI_FMT_lx "\n", info->end_data); |
3150 | 2e77eac6 | blueswir1 | qemu_log("start_stack 0x" TARGET_ABI_FMT_lx "\n", |
3151 | 2e77eac6 | blueswir1 | info->start_stack); |
3152 | 2e77eac6 | blueswir1 | qemu_log("brk 0x" TARGET_ABI_FMT_lx "\n", info->brk); |
3153 | 2e77eac6 | blueswir1 | qemu_log("entry 0x" TARGET_ABI_FMT_lx "\n", info->entry); |
3154 | 2e77eac6 | blueswir1 | } |
3155 | 31e31b8a | bellard | |
3156 | 53a5960a | pbrook | target_set_brk(info->brk); |
3157 | 31e31b8a | bellard | syscall_init(); |
3158 | 66fb9763 | bellard | signal_init(); |
3159 | 31e31b8a | bellard | |
3160 | 9002ec79 | Richard Henderson | #if defined(CONFIG_USE_GUEST_BASE)
|
3161 | 9002ec79 | Richard Henderson | /* Now that we've loaded the binary, GUEST_BASE is fixed. Delay
|
3162 | 9002ec79 | Richard Henderson | generating the prologue until now so that the prologue can take
|
3163 | 9002ec79 | Richard Henderson | the real value of GUEST_BASE into account. */
|
3164 | 9002ec79 | Richard Henderson | tcg_prologue_init(&tcg_ctx); |
3165 | 9002ec79 | Richard Henderson | #endif
|
3166 | 9002ec79 | Richard Henderson | |
3167 | b346ff46 | bellard | #if defined(TARGET_I386)
|
3168 | 2e255c6b | bellard | cpu_x86_set_cpl(env, 3);
|
3169 | 2e255c6b | bellard | |
3170 | 3802ce26 | bellard | env->cr[0] = CR0_PG_MASK | CR0_WP_MASK | CR0_PE_MASK;
|
3171 | 1bde465e | bellard | env->hflags |= HF_PE_MASK; |
3172 | 1bde465e | bellard | if (env->cpuid_features & CPUID_SSE) {
|
3173 | 1bde465e | bellard | env->cr[4] |= CR4_OSFXSR_MASK;
|
3174 | 1bde465e | bellard | env->hflags |= HF_OSFXSR_MASK; |
3175 | 1bde465e | bellard | } |
3176 | d2fd1af7 | bellard | #ifndef TARGET_ABI32
|
3177 | 4dbc422b | bellard | /* enable 64 bit mode if possible */
|
3178 | 4dbc422b | bellard | if (!(env->cpuid_ext2_features & CPUID_EXT2_LM)) {
|
3179 | 4dbc422b | bellard | fprintf(stderr, "The selected x86 CPU does not support 64 bit mode\n");
|
3180 | 4dbc422b | bellard | exit(1);
|
3181 | 4dbc422b | bellard | } |
3182 | d2fd1af7 | bellard | env->cr[4] |= CR4_PAE_MASK;
|
3183 | 4dbc422b | bellard | env->efer |= MSR_EFER_LMA | MSR_EFER_LME; |
3184 | d2fd1af7 | bellard | env->hflags |= HF_LMA_MASK; |
3185 | d2fd1af7 | bellard | #endif
|
3186 | 1bde465e | bellard | |
3187 | 415e561f | bellard | /* flags setup : we activate the IRQs by default as in user mode */
|
3188 | 415e561f | bellard | env->eflags |= IF_MASK; |
3189 | 3b46e624 | ths | |
3190 | 6dbad63e | bellard | /* linux register setup */
|
3191 | d2fd1af7 | bellard | #ifndef TARGET_ABI32
|
3192 | 84409ddb | j_mayer | env->regs[R_EAX] = regs->rax; |
3193 | 84409ddb | j_mayer | env->regs[R_EBX] = regs->rbx; |
3194 | 84409ddb | j_mayer | env->regs[R_ECX] = regs->rcx; |
3195 | 84409ddb | j_mayer | env->regs[R_EDX] = regs->rdx; |
3196 | 84409ddb | j_mayer | env->regs[R_ESI] = regs->rsi; |
3197 | 84409ddb | j_mayer | env->regs[R_EDI] = regs->rdi; |
3198 | 84409ddb | j_mayer | env->regs[R_EBP] = regs->rbp; |
3199 | 84409ddb | j_mayer | env->regs[R_ESP] = regs->rsp; |
3200 | 84409ddb | j_mayer | env->eip = regs->rip; |
3201 | 84409ddb | j_mayer | #else
|
3202 | 0ecfa993 | bellard | env->regs[R_EAX] = regs->eax; |
3203 | 0ecfa993 | bellard | env->regs[R_EBX] = regs->ebx; |
3204 | 0ecfa993 | bellard | env->regs[R_ECX] = regs->ecx; |
3205 | 0ecfa993 | bellard | env->regs[R_EDX] = regs->edx; |
3206 | 0ecfa993 | bellard | env->regs[R_ESI] = regs->esi; |
3207 | 0ecfa993 | bellard | env->regs[R_EDI] = regs->edi; |
3208 | 0ecfa993 | bellard | env->regs[R_EBP] = regs->ebp; |
3209 | 0ecfa993 | bellard | env->regs[R_ESP] = regs->esp; |
3210 | dab2ed99 | bellard | env->eip = regs->eip; |
3211 | 84409ddb | j_mayer | #endif
|
3212 | 31e31b8a | bellard | |
3213 | f4beb510 | bellard | /* linux interrupt setup */
|
3214 | e441570f | balrog | #ifndef TARGET_ABI32
|
3215 | e441570f | balrog | env->idt.limit = 511;
|
3216 | e441570f | balrog | #else
|
3217 | e441570f | balrog | env->idt.limit = 255;
|
3218 | e441570f | balrog | #endif
|
3219 | e441570f | balrog | env->idt.base = target_mmap(0, sizeof(uint64_t) * (env->idt.limit + 1), |
3220 | e441570f | balrog | PROT_READ|PROT_WRITE, |
3221 | e441570f | balrog | MAP_ANONYMOUS|MAP_PRIVATE, -1, 0); |
3222 | e441570f | balrog | idt_table = g2h(env->idt.base); |
3223 | f4beb510 | bellard | set_idt(0, 0); |
3224 | f4beb510 | bellard | set_idt(1, 0); |
3225 | f4beb510 | bellard | set_idt(2, 0); |
3226 | f4beb510 | bellard | set_idt(3, 3); |
3227 | f4beb510 | bellard | set_idt(4, 3); |
3228 | ec95da6c | bellard | set_idt(5, 0); |
3229 | f4beb510 | bellard | set_idt(6, 0); |
3230 | f4beb510 | bellard | set_idt(7, 0); |
3231 | f4beb510 | bellard | set_idt(8, 0); |
3232 | f4beb510 | bellard | set_idt(9, 0); |
3233 | f4beb510 | bellard | set_idt(10, 0); |
3234 | f4beb510 | bellard | set_idt(11, 0); |
3235 | f4beb510 | bellard | set_idt(12, 0); |
3236 | f4beb510 | bellard | set_idt(13, 0); |
3237 | f4beb510 | bellard | set_idt(14, 0); |
3238 | f4beb510 | bellard | set_idt(15, 0); |
3239 | f4beb510 | bellard | set_idt(16, 0); |
3240 | f4beb510 | bellard | set_idt(17, 0); |
3241 | f4beb510 | bellard | set_idt(18, 0); |
3242 | f4beb510 | bellard | set_idt(19, 0); |
3243 | f4beb510 | bellard | set_idt(0x80, 3); |
3244 | f4beb510 | bellard | |
3245 | 6dbad63e | bellard | /* linux segment setup */
|
3246 | 8d18e893 | bellard | { |
3247 | 8d18e893 | bellard | uint64_t *gdt_table; |
3248 | e441570f | balrog | env->gdt.base = target_mmap(0, sizeof(uint64_t) * TARGET_GDT_ENTRIES, |
3249 | e441570f | balrog | PROT_READ|PROT_WRITE, |
3250 | e441570f | balrog | MAP_ANONYMOUS|MAP_PRIVATE, -1, 0); |
3251 | 8d18e893 | bellard | env->gdt.limit = sizeof(uint64_t) * TARGET_GDT_ENTRIES - 1; |
3252 | e441570f | balrog | gdt_table = g2h(env->gdt.base); |
3253 | d2fd1af7 | bellard | #ifdef TARGET_ABI32
|
3254 | 8d18e893 | bellard | write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff, |
3255 | 8d18e893 | bellard | DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK | |
3256 | 8d18e893 | bellard | (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT)); |
3257 | d2fd1af7 | bellard | #else
|
3258 | d2fd1af7 | bellard | /* 64 bit code segment */
|
3259 | d2fd1af7 | bellard | write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff, |
3260 | d2fd1af7 | bellard | DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK | |
3261 | d2fd1af7 | bellard | DESC_L_MASK | |
3262 | d2fd1af7 | bellard | (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT)); |
3263 | d2fd1af7 | bellard | #endif
|
3264 | 8d18e893 | bellard | write_dt(&gdt_table[__USER_DS >> 3], 0, 0xfffff, |
3265 | 8d18e893 | bellard | DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK | |
3266 | 8d18e893 | bellard | (3 << DESC_DPL_SHIFT) | (0x2 << DESC_TYPE_SHIFT)); |
3267 | 8d18e893 | bellard | } |
3268 | 6dbad63e | bellard | cpu_x86_load_seg(env, R_CS, __USER_CS); |
3269 | d2fd1af7 | bellard | cpu_x86_load_seg(env, R_SS, __USER_DS); |
3270 | d2fd1af7 | bellard | #ifdef TARGET_ABI32
|
3271 | 6dbad63e | bellard | cpu_x86_load_seg(env, R_DS, __USER_DS); |
3272 | 6dbad63e | bellard | cpu_x86_load_seg(env, R_ES, __USER_DS); |
3273 | 6dbad63e | bellard | cpu_x86_load_seg(env, R_FS, __USER_DS); |
3274 | 6dbad63e | bellard | cpu_x86_load_seg(env, R_GS, __USER_DS); |
3275 | d6eb40f6 | ths | /* This hack makes Wine work... */
|
3276 | d6eb40f6 | ths | env->segs[R_FS].selector = 0;
|
3277 | d2fd1af7 | bellard | #else
|
3278 | d2fd1af7 | bellard | cpu_x86_load_seg(env, R_DS, 0);
|
3279 | d2fd1af7 | bellard | cpu_x86_load_seg(env, R_ES, 0);
|
3280 | d2fd1af7 | bellard | cpu_x86_load_seg(env, R_FS, 0);
|
3281 | d2fd1af7 | bellard | cpu_x86_load_seg(env, R_GS, 0);
|
3282 | d2fd1af7 | bellard | #endif
|
3283 | b346ff46 | bellard | #elif defined(TARGET_ARM)
|
3284 | b346ff46 | bellard | { |
3285 | b346ff46 | bellard | int i;
|
3286 | b5ff1b31 | bellard | cpsr_write(env, regs->uregs[16], 0xffffffff); |
3287 | b346ff46 | bellard | for(i = 0; i < 16; i++) { |
3288 | b346ff46 | bellard | env->regs[i] = regs->uregs[i]; |
3289 | b346ff46 | bellard | } |
3290 | b346ff46 | bellard | } |
3291 | d2fbca94 | Guan Xuetao | #elif defined(TARGET_UNICORE32)
|
3292 | d2fbca94 | Guan Xuetao | { |
3293 | d2fbca94 | Guan Xuetao | int i;
|
3294 | d2fbca94 | Guan Xuetao | cpu_asr_write(env, regs->uregs[32], 0xffffffff); |
3295 | d2fbca94 | Guan Xuetao | for (i = 0; i < 32; i++) { |
3296 | d2fbca94 | Guan Xuetao | env->regs[i] = regs->uregs[i]; |
3297 | d2fbca94 | Guan Xuetao | } |
3298 | d2fbca94 | Guan Xuetao | } |
3299 | 93ac68bc | bellard | #elif defined(TARGET_SPARC)
|
3300 | 060366c5 | bellard | { |
3301 | 060366c5 | bellard | int i;
|
3302 | 060366c5 | bellard | env->pc = regs->pc; |
3303 | 060366c5 | bellard | env->npc = regs->npc; |
3304 | 060366c5 | bellard | env->y = regs->y; |
3305 | 060366c5 | bellard | for(i = 0; i < 8; i++) |
3306 | 060366c5 | bellard | env->gregs[i] = regs->u_regs[i]; |
3307 | 060366c5 | bellard | for(i = 0; i < 8; i++) |
3308 | 060366c5 | bellard | env->regwptr[i] = regs->u_regs[i + 8];
|
3309 | 060366c5 | bellard | } |
3310 | 67867308 | bellard | #elif defined(TARGET_PPC)
|
3311 | 67867308 | bellard | { |
3312 | 67867308 | bellard | int i;
|
3313 | 3fc6c082 | bellard | |
3314 | 0411a972 | j_mayer | #if defined(TARGET_PPC64)
|
3315 | 0411a972 | j_mayer | #if defined(TARGET_ABI32)
|
3316 | 0411a972 | j_mayer | env->msr &= ~((target_ulong)1 << MSR_SF);
|
3317 | e85e7c6e | j_mayer | #else
|
3318 | 0411a972 | j_mayer | env->msr |= (target_ulong)1 << MSR_SF;
|
3319 | 0411a972 | j_mayer | #endif
|
3320 | 84409ddb | j_mayer | #endif
|
3321 | 67867308 | bellard | env->nip = regs->nip; |
3322 | 67867308 | bellard | for(i = 0; i < 32; i++) { |
3323 | 67867308 | bellard | env->gpr[i] = regs->gpr[i]; |
3324 | 67867308 | bellard | } |
3325 | 67867308 | bellard | } |
3326 | e6e5906b | pbrook | #elif defined(TARGET_M68K)
|
3327 | e6e5906b | pbrook | { |
3328 | e6e5906b | pbrook | env->pc = regs->pc; |
3329 | e6e5906b | pbrook | env->dregs[0] = regs->d0;
|
3330 | e6e5906b | pbrook | env->dregs[1] = regs->d1;
|
3331 | e6e5906b | pbrook | env->dregs[2] = regs->d2;
|
3332 | e6e5906b | pbrook | env->dregs[3] = regs->d3;
|
3333 | e6e5906b | pbrook | env->dregs[4] = regs->d4;
|
3334 | e6e5906b | pbrook | env->dregs[5] = regs->d5;
|
3335 | e6e5906b | pbrook | env->dregs[6] = regs->d6;
|
3336 | e6e5906b | pbrook | env->dregs[7] = regs->d7;
|
3337 | e6e5906b | pbrook | env->aregs[0] = regs->a0;
|
3338 | e6e5906b | pbrook | env->aregs[1] = regs->a1;
|
3339 | e6e5906b | pbrook | env->aregs[2] = regs->a2;
|
3340 | e6e5906b | pbrook | env->aregs[3] = regs->a3;
|
3341 | e6e5906b | pbrook | env->aregs[4] = regs->a4;
|
3342 | e6e5906b | pbrook | env->aregs[5] = regs->a5;
|
3343 | e6e5906b | pbrook | env->aregs[6] = regs->a6;
|
3344 | e6e5906b | pbrook | env->aregs[7] = regs->usp;
|
3345 | e6e5906b | pbrook | env->sr = regs->sr; |
3346 | e6e5906b | pbrook | ts->sim_syscalls = 1;
|
3347 | e6e5906b | pbrook | } |
3348 | b779e29e | Edgar E. Iglesias | #elif defined(TARGET_MICROBLAZE)
|
3349 | b779e29e | Edgar E. Iglesias | { |
3350 | b779e29e | Edgar E. Iglesias | env->regs[0] = regs->r0;
|
3351 | b779e29e | Edgar E. Iglesias | env->regs[1] = regs->r1;
|
3352 | b779e29e | Edgar E. Iglesias | env->regs[2] = regs->r2;
|
3353 | b779e29e | Edgar E. Iglesias | env->regs[3] = regs->r3;
|
3354 | b779e29e | Edgar E. Iglesias | env->regs[4] = regs->r4;
|
3355 | b779e29e | Edgar E. Iglesias | env->regs[5] = regs->r5;
|
3356 | b779e29e | Edgar E. Iglesias | env->regs[6] = regs->r6;
|
3357 | b779e29e | Edgar E. Iglesias | env->regs[7] = regs->r7;
|
3358 | b779e29e | Edgar E. Iglesias | env->regs[8] = regs->r8;
|
3359 | b779e29e | Edgar E. Iglesias | env->regs[9] = regs->r9;
|
3360 | b779e29e | Edgar E. Iglesias | env->regs[10] = regs->r10;
|
3361 | b779e29e | Edgar E. Iglesias | env->regs[11] = regs->r11;
|
3362 | b779e29e | Edgar E. Iglesias | env->regs[12] = regs->r12;
|
3363 | b779e29e | Edgar E. Iglesias | env->regs[13] = regs->r13;
|
3364 | b779e29e | Edgar E. Iglesias | env->regs[14] = regs->r14;
|
3365 | b779e29e | Edgar E. Iglesias | env->regs[15] = regs->r15;
|
3366 | b779e29e | Edgar E. Iglesias | env->regs[16] = regs->r16;
|
3367 | b779e29e | Edgar E. Iglesias | env->regs[17] = regs->r17;
|
3368 | b779e29e | Edgar E. Iglesias | env->regs[18] = regs->r18;
|
3369 | b779e29e | Edgar E. Iglesias | env->regs[19] = regs->r19;
|
3370 | b779e29e | Edgar E. Iglesias | env->regs[20] = regs->r20;
|
3371 | b779e29e | Edgar E. Iglesias | env->regs[21] = regs->r21;
|
3372 | b779e29e | Edgar E. Iglesias | env->regs[22] = regs->r22;
|
3373 | b779e29e | Edgar E. Iglesias | env->regs[23] = regs->r23;
|
3374 | b779e29e | Edgar E. Iglesias | env->regs[24] = regs->r24;
|
3375 | b779e29e | Edgar E. Iglesias | env->regs[25] = regs->r25;
|
3376 | b779e29e | Edgar E. Iglesias | env->regs[26] = regs->r26;
|
3377 | b779e29e | Edgar E. Iglesias | env->regs[27] = regs->r27;
|
3378 | b779e29e | Edgar E. Iglesias | env->regs[28] = regs->r28;
|
3379 | b779e29e | Edgar E. Iglesias | env->regs[29] = regs->r29;
|
3380 | b779e29e | Edgar E. Iglesias | env->regs[30] = regs->r30;
|
3381 | b779e29e | Edgar E. Iglesias | env->regs[31] = regs->r31;
|
3382 | b779e29e | Edgar E. Iglesias | env->sregs[SR_PC] = regs->pc; |
3383 | b779e29e | Edgar E. Iglesias | } |
3384 | 048f6b4d | bellard | #elif defined(TARGET_MIPS)
|
3385 | 048f6b4d | bellard | { |
3386 | 048f6b4d | bellard | int i;
|
3387 | 048f6b4d | bellard | |
3388 | 048f6b4d | bellard | for(i = 0; i < 32; i++) { |
3389 | b5dc7732 | ths | env->active_tc.gpr[i] = regs->regs[i]; |
3390 | 048f6b4d | bellard | } |
3391 | 0fddbbf2 | Nathan Froyd | env->active_tc.PC = regs->cp0_epc & ~(target_ulong)1;
|
3392 | 0fddbbf2 | Nathan Froyd | if (regs->cp0_epc & 1) { |
3393 | 0fddbbf2 | Nathan Froyd | env->hflags |= MIPS_HFLAG_M16; |
3394 | 0fddbbf2 | Nathan Froyd | } |
3395 | 048f6b4d | bellard | } |
3396 | fdf9b3e8 | bellard | #elif defined(TARGET_SH4)
|
3397 | fdf9b3e8 | bellard | { |
3398 | fdf9b3e8 | bellard | int i;
|
3399 | fdf9b3e8 | bellard | |
3400 | fdf9b3e8 | bellard | for(i = 0; i < 16; i++) { |
3401 | fdf9b3e8 | bellard | env->gregs[i] = regs->regs[i]; |
3402 | fdf9b3e8 | bellard | } |
3403 | fdf9b3e8 | bellard | env->pc = regs->pc; |
3404 | fdf9b3e8 | bellard | } |
3405 | 7a3148a9 | j_mayer | #elif defined(TARGET_ALPHA)
|
3406 | 7a3148a9 | j_mayer | { |
3407 | 7a3148a9 | j_mayer | int i;
|
3408 | 7a3148a9 | j_mayer | |
3409 | 7a3148a9 | j_mayer | for(i = 0; i < 28; i++) { |
3410 | 992f48a0 | blueswir1 | env->ir[i] = ((abi_ulong *)regs)[i]; |
3411 | 7a3148a9 | j_mayer | } |
3412 | dad081ee | Richard Henderson | env->ir[IR_SP] = regs->usp; |
3413 | 7a3148a9 | j_mayer | env->pc = regs->pc; |
3414 | 7a3148a9 | j_mayer | } |
3415 | 48733d19 | ths | #elif defined(TARGET_CRIS)
|
3416 | 48733d19 | ths | { |
3417 | 48733d19 | ths | env->regs[0] = regs->r0;
|
3418 | 48733d19 | ths | env->regs[1] = regs->r1;
|
3419 | 48733d19 | ths | env->regs[2] = regs->r2;
|
3420 | 48733d19 | ths | env->regs[3] = regs->r3;
|
3421 | 48733d19 | ths | env->regs[4] = regs->r4;
|
3422 | 48733d19 | ths | env->regs[5] = regs->r5;
|
3423 | 48733d19 | ths | env->regs[6] = regs->r6;
|
3424 | 48733d19 | ths | env->regs[7] = regs->r7;
|
3425 | 48733d19 | ths | env->regs[8] = regs->r8;
|
3426 | 48733d19 | ths | env->regs[9] = regs->r9;
|
3427 | 48733d19 | ths | env->regs[10] = regs->r10;
|
3428 | 48733d19 | ths | env->regs[11] = regs->r11;
|
3429 | 48733d19 | ths | env->regs[12] = regs->r12;
|
3430 | 48733d19 | ths | env->regs[13] = regs->r13;
|
3431 | 48733d19 | ths | env->regs[14] = info->start_stack;
|
3432 | 48733d19 | ths | env->regs[15] = regs->acr;
|
3433 | 48733d19 | ths | env->pc = regs->erp; |
3434 | 48733d19 | ths | } |
3435 | b346ff46 | bellard | #else
|
3436 | b346ff46 | bellard | #error unsupported target CPU
|
3437 | b346ff46 | bellard | #endif
|
3438 | 31e31b8a | bellard | |
3439 | d2fbca94 | Guan Xuetao | #if defined(TARGET_ARM) || defined(TARGET_M68K) || defined(TARGET_UNICORE32)
|
3440 | a87295e8 | pbrook | ts->stack_base = info->start_stack; |
3441 | a87295e8 | pbrook | ts->heap_base = info->brk; |
3442 | a87295e8 | pbrook | /* This will be filled in on the first SYS_HEAPINFO call. */
|
3443 | a87295e8 | pbrook | ts->heap_limit = 0;
|
3444 | a87295e8 | pbrook | #endif
|
3445 | a87295e8 | pbrook | |
3446 | 74c33bed | bellard | if (gdbstub_port) {
|
3447 | 74c33bed | bellard | gdbserver_start (gdbstub_port); |
3448 | 1fddef4b | bellard | gdb_handlesig(env, 0);
|
3449 | 1fddef4b | bellard | } |
3450 | 1b6b029e | bellard | cpu_loop(env); |
3451 | 1b6b029e | bellard | /* never exits */
|
3452 | 31e31b8a | bellard | return 0; |
3453 | 31e31b8a | bellard | } |