root / target-cris / op_helper.c @ e18231a3
History | View | Annotate | Download (12.4 kB)
1 | 81fdc5f8 | ths | /*
|
---|---|---|---|
2 | 81fdc5f8 | ths | * CRIS helper routines
|
3 | 81fdc5f8 | ths | *
|
4 | 81fdc5f8 | ths | * Copyright (c) 2007 AXIS Communications
|
5 | 81fdc5f8 | ths | * Written by Edgar E. Iglesias
|
6 | 81fdc5f8 | ths | *
|
7 | 81fdc5f8 | ths | * This library is free software; you can redistribute it and/or
|
8 | 81fdc5f8 | ths | * modify it under the terms of the GNU Lesser General Public
|
9 | 81fdc5f8 | ths | * License as published by the Free Software Foundation; either
|
10 | 81fdc5f8 | ths | * version 2 of the License, or (at your option) any later version.
|
11 | 81fdc5f8 | ths | *
|
12 | 81fdc5f8 | ths | * This library is distributed in the hope that it will be useful,
|
13 | 81fdc5f8 | ths | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
14 | 81fdc5f8 | ths | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
15 | 81fdc5f8 | ths | * Lesser General Public License for more details.
|
16 | 81fdc5f8 | ths | *
|
17 | 81fdc5f8 | ths | * You should have received a copy of the GNU Lesser General Public
|
18 | 81fdc5f8 | ths | * License along with this library; if not, write to the Free Software
|
19 | 81fdc5f8 | ths | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
20 | 81fdc5f8 | ths | */
|
21 | 81fdc5f8 | ths | |
22 | 81fdc5f8 | ths | #include <assert.h> |
23 | 81fdc5f8 | ths | #include "exec.h" |
24 | 786c02f1 | edgar_igl | #include "mmu.h" |
25 | 30abcfc7 | edgar_igl | #include "helper.h" |
26 | 81fdc5f8 | ths | |
27 | e2eef170 | pbrook | #define D(x)
|
28 | e2eef170 | pbrook | |
29 | e2eef170 | pbrook | #if !defined(CONFIG_USER_ONLY)
|
30 | e2eef170 | pbrook | |
31 | 81fdc5f8 | ths | #define MMUSUFFIX _mmu
|
32 | 81fdc5f8 | ths | |
33 | 81fdc5f8 | ths | #define SHIFT 0 |
34 | 81fdc5f8 | ths | #include "softmmu_template.h" |
35 | 81fdc5f8 | ths | |
36 | 81fdc5f8 | ths | #define SHIFT 1 |
37 | 81fdc5f8 | ths | #include "softmmu_template.h" |
38 | 81fdc5f8 | ths | |
39 | 81fdc5f8 | ths | #define SHIFT 2 |
40 | 81fdc5f8 | ths | #include "softmmu_template.h" |
41 | 81fdc5f8 | ths | |
42 | 81fdc5f8 | ths | #define SHIFT 3 |
43 | 81fdc5f8 | ths | #include "softmmu_template.h" |
44 | 81fdc5f8 | ths | |
45 | 81fdc5f8 | ths | /* Try to fill the TLB and return an exception if error. If retaddr is
|
46 | 81fdc5f8 | ths | NULL, it means that the function was called in C code (i.e. not
|
47 | 81fdc5f8 | ths | from generated code or from helper.c) */
|
48 | 81fdc5f8 | ths | /* XXX: fix it to restore all registers */
|
49 | 6ebbf390 | j_mayer | void tlb_fill (target_ulong addr, int is_write, int mmu_idx, void *retaddr) |
50 | 81fdc5f8 | ths | { |
51 | 81fdc5f8 | ths | TranslationBlock *tb; |
52 | 81fdc5f8 | ths | CPUState *saved_env; |
53 | 44f8625d | bellard | unsigned long pc; |
54 | 81fdc5f8 | ths | int ret;
|
55 | 81fdc5f8 | ths | |
56 | 81fdc5f8 | ths | /* XXX: hack to restore env in all cases, even if not called from
|
57 | 81fdc5f8 | ths | generated code */
|
58 | 81fdc5f8 | ths | saved_env = env; |
59 | 81fdc5f8 | ths | env = cpu_single_env; |
60 | b41f7df0 | edgar_igl | |
61 | ef29a70d | edgar_igl | D(fprintf(logfile, "%s pc=%x tpc=%x ra=%x\n", __func__,
|
62 | ef29a70d | edgar_igl | env->pc, env->debug1, retaddr)); |
63 | 6ebbf390 | j_mayer | ret = cpu_cris_handle_mmu_fault(env, addr, is_write, mmu_idx, 1);
|
64 | 551bd27f | ths | if (unlikely(ret)) {
|
65 | 81fdc5f8 | ths | if (retaddr) {
|
66 | 81fdc5f8 | ths | /* now we have a real cpu fault */
|
67 | 44f8625d | bellard | pc = (unsigned long)retaddr; |
68 | 81fdc5f8 | ths | tb = tb_find_pc(pc); |
69 | 81fdc5f8 | ths | if (tb) {
|
70 | 81fdc5f8 | ths | /* the PC is inside the translated code. It means that we have
|
71 | 81fdc5f8 | ths | a virtual CPU fault */
|
72 | 81fdc5f8 | ths | cpu_restore_state(tb, env, pc, NULL);
|
73 | 30abcfc7 | edgar_igl | |
74 | 30abcfc7 | edgar_igl | /* Evaluate flags after retranslation. */
|
75 | 30abcfc7 | edgar_igl | helper_top_evaluate_flags(); |
76 | 81fdc5f8 | ths | } |
77 | 81fdc5f8 | ths | } |
78 | 81fdc5f8 | ths | cpu_loop_exit(); |
79 | 81fdc5f8 | ths | } |
80 | 81fdc5f8 | ths | env = saved_env; |
81 | 81fdc5f8 | ths | } |
82 | 81fdc5f8 | ths | |
83 | e2eef170 | pbrook | #endif
|
84 | e2eef170 | pbrook | |
85 | dceaf394 | edgar_igl | void helper_raise_exception(uint32_t index)
|
86 | 786c02f1 | edgar_igl | { |
87 | dceaf394 | edgar_igl | env->exception_index = index; |
88 | dceaf394 | edgar_igl | cpu_loop_exit(); |
89 | 786c02f1 | edgar_igl | } |
90 | 786c02f1 | edgar_igl | |
91 | cf1d97f0 | edgar_igl | void helper_tlb_flush_pid(uint32_t pid)
|
92 | cf1d97f0 | edgar_igl | { |
93 | cf1d97f0 | edgar_igl | #if !defined(CONFIG_USER_ONLY)
|
94 | 28de16da | edgar_igl | pid &= 0xff;
|
95 | 28de16da | edgar_igl | if (pid != (env->pregs[PR_PID] & 0xff)) |
96 | 28de16da | edgar_igl | cris_mmu_flush_pid(env, env->pregs[PR_PID]); |
97 | cf1d97f0 | edgar_igl | #endif
|
98 | cf1d97f0 | edgar_igl | } |
99 | cf1d97f0 | edgar_igl | |
100 | 30abcfc7 | edgar_igl | void helper_dump(uint32_t a0, uint32_t a1, uint32_t a2)
|
101 | b41f7df0 | edgar_igl | { |
102 | b41f7df0 | edgar_igl | (fprintf(logfile, "%s: a0=%x a1=%x\n", __func__, a0, a1));
|
103 | b41f7df0 | edgar_igl | } |
104 | b41f7df0 | edgar_igl | |
105 | cf1d97f0 | edgar_igl | /* Used by the tlb decoder. */
|
106 | cf1d97f0 | edgar_igl | #define EXTRACT_FIELD(src, start, end) \
|
107 | cf1d97f0 | edgar_igl | (((src) >> start) & ((1 << (end - start + 1)) - 1)) |
108 | cf1d97f0 | edgar_igl | |
109 | dceaf394 | edgar_igl | void helper_movl_sreg_reg (uint32_t sreg, uint32_t reg)
|
110 | dceaf394 | edgar_igl | { |
111 | dceaf394 | edgar_igl | uint32_t srs; |
112 | dceaf394 | edgar_igl | srs = env->pregs[PR_SRS]; |
113 | dceaf394 | edgar_igl | srs &= 3;
|
114 | dceaf394 | edgar_igl | env->sregs[srs][sreg] = env->regs[reg]; |
115 | dceaf394 | edgar_igl | |
116 | dceaf394 | edgar_igl | #if !defined(CONFIG_USER_ONLY)
|
117 | dceaf394 | edgar_igl | if (srs == 1 || srs == 2) { |
118 | dceaf394 | edgar_igl | if (sreg == 6) { |
119 | dceaf394 | edgar_igl | /* Writes to tlb-hi write to mm_cause as a side
|
120 | dceaf394 | edgar_igl | effect. */
|
121 | 6913ba56 | edgar_igl | env->sregs[SFR_RW_MM_TLB_HI] = env->regs[reg]; |
122 | 6913ba56 | edgar_igl | env->sregs[SFR_R_MM_CAUSE] = env->regs[reg]; |
123 | dceaf394 | edgar_igl | } |
124 | dceaf394 | edgar_igl | else if (sreg == 5) { |
125 | dceaf394 | edgar_igl | uint32_t set; |
126 | dceaf394 | edgar_igl | uint32_t idx; |
127 | dceaf394 | edgar_igl | uint32_t lo, hi; |
128 | dceaf394 | edgar_igl | uint32_t vaddr; |
129 | cf1d97f0 | edgar_igl | int tlb_v;
|
130 | dceaf394 | edgar_igl | |
131 | dceaf394 | edgar_igl | idx = set = env->sregs[SFR_RW_MM_TLB_SEL]; |
132 | dceaf394 | edgar_igl | set >>= 4;
|
133 | dceaf394 | edgar_igl | set &= 3;
|
134 | dceaf394 | edgar_igl | |
135 | dceaf394 | edgar_igl | idx &= 15;
|
136 | dceaf394 | edgar_igl | /* We've just made a write to tlb_lo. */
|
137 | dceaf394 | edgar_igl | lo = env->sregs[SFR_RW_MM_TLB_LO]; |
138 | dceaf394 | edgar_igl | /* Writes are done via r_mm_cause. */
|
139 | dceaf394 | edgar_igl | hi = env->sregs[SFR_R_MM_CAUSE]; |
140 | cf1d97f0 | edgar_igl | |
141 | cf1d97f0 | edgar_igl | vaddr = EXTRACT_FIELD(env->tlbsets[srs-1][set][idx].hi,
|
142 | cf1d97f0 | edgar_igl | 13, 31); |
143 | cf1d97f0 | edgar_igl | vaddr <<= TARGET_PAGE_BITS; |
144 | cf1d97f0 | edgar_igl | tlb_v = EXTRACT_FIELD(env->tlbsets[srs-1][set][idx].lo,
|
145 | cf1d97f0 | edgar_igl | 3, 3); |
146 | dceaf394 | edgar_igl | env->tlbsets[srs - 1][set][idx].lo = lo;
|
147 | dceaf394 | edgar_igl | env->tlbsets[srs - 1][set][idx].hi = hi;
|
148 | cf1d97f0 | edgar_igl | |
149 | cf1d97f0 | edgar_igl | D(fprintf(logfile, |
150 | cf1d97f0 | edgar_igl | "tlb flush vaddr=%x v=%d pc=%x\n",
|
151 | cf1d97f0 | edgar_igl | vaddr, tlb_v, env->pc)); |
152 | cf1d97f0 | edgar_igl | tlb_flush_page(env, vaddr); |
153 | dceaf394 | edgar_igl | } |
154 | dceaf394 | edgar_igl | } |
155 | dceaf394 | edgar_igl | #endif
|
156 | dceaf394 | edgar_igl | } |
157 | dceaf394 | edgar_igl | |
158 | dceaf394 | edgar_igl | void helper_movl_reg_sreg (uint32_t reg, uint32_t sreg)
|
159 | dceaf394 | edgar_igl | { |
160 | dceaf394 | edgar_igl | uint32_t srs; |
161 | dceaf394 | edgar_igl | env->pregs[PR_SRS] &= 3;
|
162 | dceaf394 | edgar_igl | srs = env->pregs[PR_SRS]; |
163 | dceaf394 | edgar_igl | |
164 | dceaf394 | edgar_igl | #if !defined(CONFIG_USER_ONLY)
|
165 | dceaf394 | edgar_igl | if (srs == 1 || srs == 2) |
166 | dceaf394 | edgar_igl | { |
167 | dceaf394 | edgar_igl | uint32_t set; |
168 | dceaf394 | edgar_igl | uint32_t idx; |
169 | dceaf394 | edgar_igl | uint32_t lo, hi; |
170 | dceaf394 | edgar_igl | |
171 | dceaf394 | edgar_igl | idx = set = env->sregs[SFR_RW_MM_TLB_SEL]; |
172 | dceaf394 | edgar_igl | set >>= 4;
|
173 | dceaf394 | edgar_igl | set &= 3;
|
174 | dceaf394 | edgar_igl | idx &= 15;
|
175 | dceaf394 | edgar_igl | |
176 | dceaf394 | edgar_igl | /* Update the mirror regs. */
|
177 | dceaf394 | edgar_igl | hi = env->tlbsets[srs - 1][set][idx].hi;
|
178 | dceaf394 | edgar_igl | lo = env->tlbsets[srs - 1][set][idx].lo;
|
179 | dceaf394 | edgar_igl | env->sregs[SFR_RW_MM_TLB_HI] = hi; |
180 | dceaf394 | edgar_igl | env->sregs[SFR_RW_MM_TLB_LO] = lo; |
181 | dceaf394 | edgar_igl | } |
182 | dceaf394 | edgar_igl | #endif
|
183 | dceaf394 | edgar_igl | env->regs[reg] = env->sregs[srs][sreg]; |
184 | dceaf394 | edgar_igl | RETURN(); |
185 | dceaf394 | edgar_igl | } |
186 | dceaf394 | edgar_igl | |
187 | dceaf394 | edgar_igl | static void cris_ccs_rshift(CPUState *env) |
188 | dceaf394 | edgar_igl | { |
189 | dceaf394 | edgar_igl | uint32_t ccs; |
190 | dceaf394 | edgar_igl | |
191 | dceaf394 | edgar_igl | /* Apply the ccs shift. */
|
192 | dceaf394 | edgar_igl | ccs = env->pregs[PR_CCS]; |
193 | dceaf394 | edgar_igl | ccs = (ccs & 0xc0000000) | ((ccs & 0x0fffffff) >> 10); |
194 | dceaf394 | edgar_igl | if (ccs & U_FLAG)
|
195 | dceaf394 | edgar_igl | { |
196 | dceaf394 | edgar_igl | /* Enter user mode. */
|
197 | dceaf394 | edgar_igl | env->ksp = env->regs[R_SP]; |
198 | dceaf394 | edgar_igl | env->regs[R_SP] = env->pregs[PR_USP]; |
199 | dceaf394 | edgar_igl | } |
200 | dceaf394 | edgar_igl | |
201 | dceaf394 | edgar_igl | env->pregs[PR_CCS] = ccs; |
202 | dceaf394 | edgar_igl | } |
203 | dceaf394 | edgar_igl | |
204 | b41f7df0 | edgar_igl | void helper_rfe(void) |
205 | b41f7df0 | edgar_igl | { |
206 | bf443337 | edgar_igl | int rflag = env->pregs[PR_CCS] & R_FLAG;
|
207 | bf443337 | edgar_igl | |
208 | b41f7df0 | edgar_igl | D(fprintf(logfile, "rfe: erp=%x pid=%x ccs=%x btarget=%x\n",
|
209 | b41f7df0 | edgar_igl | env->pregs[PR_ERP], env->pregs[PR_PID], |
210 | b41f7df0 | edgar_igl | env->pregs[PR_CCS], |
211 | b41f7df0 | edgar_igl | env->btarget)); |
212 | dceaf394 | edgar_igl | |
213 | dceaf394 | edgar_igl | cris_ccs_rshift(env); |
214 | dceaf394 | edgar_igl | |
215 | dceaf394 | edgar_igl | /* RFE sets the P_FLAG only if the R_FLAG is not set. */
|
216 | bf443337 | edgar_igl | if (!rflag)
|
217 | dceaf394 | edgar_igl | env->pregs[PR_CCS] |= P_FLAG; |
218 | b41f7df0 | edgar_igl | } |
219 | b41f7df0 | edgar_igl | |
220 | 5bf8f1ab | edgar_igl | void helper_rfn(void) |
221 | 5bf8f1ab | edgar_igl | { |
222 | 5bf8f1ab | edgar_igl | int rflag = env->pregs[PR_CCS] & R_FLAG;
|
223 | 5bf8f1ab | edgar_igl | |
224 | 5bf8f1ab | edgar_igl | D(fprintf(logfile, "rfn: erp=%x pid=%x ccs=%x btarget=%x\n",
|
225 | 5bf8f1ab | edgar_igl | env->pregs[PR_ERP], env->pregs[PR_PID], |
226 | 5bf8f1ab | edgar_igl | env->pregs[PR_CCS], |
227 | 5bf8f1ab | edgar_igl | env->btarget)); |
228 | 5bf8f1ab | edgar_igl | |
229 | 5bf8f1ab | edgar_igl | cris_ccs_rshift(env); |
230 | 5bf8f1ab | edgar_igl | |
231 | 5bf8f1ab | edgar_igl | /* Set the P_FLAG only if the R_FLAG is not set. */
|
232 | 5bf8f1ab | edgar_igl | if (!rflag)
|
233 | 5bf8f1ab | edgar_igl | env->pregs[PR_CCS] |= P_FLAG; |
234 | 5bf8f1ab | edgar_igl | |
235 | 5bf8f1ab | edgar_igl | /* Always set the M flag. */
|
236 | 5bf8f1ab | edgar_igl | env->pregs[PR_CCS] |= M_FLAG; |
237 | 5bf8f1ab | edgar_igl | } |
238 | 5bf8f1ab | edgar_igl | |
239 | 81fdc5f8 | ths | void do_unassigned_access(target_phys_addr_t addr, int is_write, int is_exec, |
240 | e18231a3 | blueswir1 | int is_asi, int size) |
241 | 81fdc5f8 | ths | { |
242 | e18231a3 | blueswir1 | D(printf("%s addr=%x w=%d ex=%d asi=%d, size=%d\n",
|
243 | e18231a3 | blueswir1 | __func__, addr, is_write, is_exec, is_asi, size)); |
244 | 81fdc5f8 | ths | } |
245 | b41f7df0 | edgar_igl | |
246 | b41f7df0 | edgar_igl | static void evaluate_flags_writeback(uint32_t flags) |
247 | b41f7df0 | edgar_igl | { |
248 | b41f7df0 | edgar_igl | int x;
|
249 | b41f7df0 | edgar_igl | |
250 | b41f7df0 | edgar_igl | /* Extended arithmetics, leave the z flag alone. */
|
251 | 30abcfc7 | edgar_igl | x = env->cc_x; |
252 | b41f7df0 | edgar_igl | if ((x || env->cc_op == CC_OP_ADDC)
|
253 | b41f7df0 | edgar_igl | && flags & Z_FLAG) |
254 | b41f7df0 | edgar_igl | env->cc_mask &= ~Z_FLAG; |
255 | b41f7df0 | edgar_igl | |
256 | b41f7df0 | edgar_igl | /* all insn clear the x-flag except setf or clrf. */
|
257 | b41f7df0 | edgar_igl | env->pregs[PR_CCS] &= ~(env->cc_mask | X_FLAG); |
258 | b41f7df0 | edgar_igl | flags &= env->cc_mask; |
259 | b41f7df0 | edgar_igl | env->pregs[PR_CCS] |= flags; |
260 | b41f7df0 | edgar_igl | } |
261 | b41f7df0 | edgar_igl | |
262 | b41f7df0 | edgar_igl | void helper_evaluate_flags_muls(void) |
263 | b41f7df0 | edgar_igl | { |
264 | b41f7df0 | edgar_igl | uint32_t src; |
265 | b41f7df0 | edgar_igl | uint32_t dst; |
266 | b41f7df0 | edgar_igl | uint32_t res; |
267 | b41f7df0 | edgar_igl | uint32_t flags = 0;
|
268 | dceaf394 | edgar_igl | int64_t tmp; |
269 | b41f7df0 | edgar_igl | int32_t mof; |
270 | b41f7df0 | edgar_igl | int dneg;
|
271 | b41f7df0 | edgar_igl | |
272 | b41f7df0 | edgar_igl | src = env->cc_src; |
273 | b41f7df0 | edgar_igl | dst = env->cc_dest; |
274 | b41f7df0 | edgar_igl | res = env->cc_result; |
275 | b41f7df0 | edgar_igl | |
276 | b41f7df0 | edgar_igl | dneg = ((int32_t)res) < 0;
|
277 | b41f7df0 | edgar_igl | |
278 | dceaf394 | edgar_igl | mof = env->pregs[PR_MOF]; |
279 | dceaf394 | edgar_igl | tmp = mof; |
280 | dceaf394 | edgar_igl | tmp <<= 32;
|
281 | dceaf394 | edgar_igl | tmp |= res; |
282 | b41f7df0 | edgar_igl | if (tmp == 0) |
283 | b41f7df0 | edgar_igl | flags |= Z_FLAG; |
284 | b41f7df0 | edgar_igl | else if (tmp < 0) |
285 | b41f7df0 | edgar_igl | flags |= N_FLAG; |
286 | b41f7df0 | edgar_igl | if ((dneg && mof != -1) |
287 | b41f7df0 | edgar_igl | || (!dneg && mof != 0))
|
288 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
289 | b41f7df0 | edgar_igl | evaluate_flags_writeback(flags); |
290 | b41f7df0 | edgar_igl | } |
291 | b41f7df0 | edgar_igl | |
292 | b41f7df0 | edgar_igl | void helper_evaluate_flags_mulu(void) |
293 | b41f7df0 | edgar_igl | { |
294 | b41f7df0 | edgar_igl | uint32_t src; |
295 | b41f7df0 | edgar_igl | uint32_t dst; |
296 | b41f7df0 | edgar_igl | uint32_t res; |
297 | b41f7df0 | edgar_igl | uint32_t flags = 0;
|
298 | dceaf394 | edgar_igl | uint64_t tmp; |
299 | b41f7df0 | edgar_igl | uint32_t mof; |
300 | b41f7df0 | edgar_igl | |
301 | b41f7df0 | edgar_igl | src = env->cc_src; |
302 | b41f7df0 | edgar_igl | dst = env->cc_dest; |
303 | b41f7df0 | edgar_igl | res = env->cc_result; |
304 | b41f7df0 | edgar_igl | |
305 | dceaf394 | edgar_igl | mof = env->pregs[PR_MOF]; |
306 | dceaf394 | edgar_igl | tmp = mof; |
307 | dceaf394 | edgar_igl | tmp <<= 32;
|
308 | dceaf394 | edgar_igl | tmp |= res; |
309 | b41f7df0 | edgar_igl | if (tmp == 0) |
310 | b41f7df0 | edgar_igl | flags |= Z_FLAG; |
311 | b41f7df0 | edgar_igl | else if (tmp >> 63) |
312 | b41f7df0 | edgar_igl | flags |= N_FLAG; |
313 | b41f7df0 | edgar_igl | if (mof)
|
314 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
315 | b41f7df0 | edgar_igl | |
316 | b41f7df0 | edgar_igl | evaluate_flags_writeback(flags); |
317 | b41f7df0 | edgar_igl | } |
318 | b41f7df0 | edgar_igl | |
319 | b41f7df0 | edgar_igl | void helper_evaluate_flags_mcp(void) |
320 | b41f7df0 | edgar_igl | { |
321 | b41f7df0 | edgar_igl | uint32_t src; |
322 | b41f7df0 | edgar_igl | uint32_t dst; |
323 | b41f7df0 | edgar_igl | uint32_t res; |
324 | b41f7df0 | edgar_igl | uint32_t flags = 0;
|
325 | b41f7df0 | edgar_igl | |
326 | b41f7df0 | edgar_igl | src = env->cc_src; |
327 | b41f7df0 | edgar_igl | dst = env->cc_dest; |
328 | b41f7df0 | edgar_igl | res = env->cc_result; |
329 | b41f7df0 | edgar_igl | |
330 | b41f7df0 | edgar_igl | if ((res & 0x80000000L) != 0L) |
331 | b41f7df0 | edgar_igl | { |
332 | b41f7df0 | edgar_igl | flags |= N_FLAG; |
333 | b41f7df0 | edgar_igl | if (((src & 0x80000000L) == 0L) |
334 | b41f7df0 | edgar_igl | && ((dst & 0x80000000L) == 0L)) |
335 | b41f7df0 | edgar_igl | { |
336 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
337 | b41f7df0 | edgar_igl | } |
338 | b41f7df0 | edgar_igl | else if (((src & 0x80000000L) != 0L) && |
339 | b41f7df0 | edgar_igl | ((dst & 0x80000000L) != 0L)) |
340 | b41f7df0 | edgar_igl | { |
341 | b41f7df0 | edgar_igl | flags |= R_FLAG; |
342 | b41f7df0 | edgar_igl | } |
343 | b41f7df0 | edgar_igl | } |
344 | b41f7df0 | edgar_igl | else
|
345 | b41f7df0 | edgar_igl | { |
346 | b41f7df0 | edgar_igl | if (res == 0L) |
347 | b41f7df0 | edgar_igl | flags |= Z_FLAG; |
348 | b41f7df0 | edgar_igl | if (((src & 0x80000000L) != 0L) |
349 | b41f7df0 | edgar_igl | && ((dst & 0x80000000L) != 0L)) |
350 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
351 | b41f7df0 | edgar_igl | if ((dst & 0x80000000L) != 0L |
352 | b41f7df0 | edgar_igl | || (src & 0x80000000L) != 0L) |
353 | b41f7df0 | edgar_igl | flags |= R_FLAG; |
354 | b41f7df0 | edgar_igl | } |
355 | b41f7df0 | edgar_igl | |
356 | b41f7df0 | edgar_igl | evaluate_flags_writeback(flags); |
357 | b41f7df0 | edgar_igl | } |
358 | b41f7df0 | edgar_igl | |
359 | b41f7df0 | edgar_igl | void helper_evaluate_flags_alu_4(void) |
360 | b41f7df0 | edgar_igl | { |
361 | b41f7df0 | edgar_igl | uint32_t src; |
362 | b41f7df0 | edgar_igl | uint32_t dst; |
363 | b41f7df0 | edgar_igl | uint32_t res; |
364 | b41f7df0 | edgar_igl | uint32_t flags = 0;
|
365 | b41f7df0 | edgar_igl | |
366 | b41f7df0 | edgar_igl | src = env->cc_src; |
367 | b41f7df0 | edgar_igl | dst = env->cc_dest; |
368 | 30abcfc7 | edgar_igl | |
369 | 30abcfc7 | edgar_igl | /* Reconstruct the result. */
|
370 | 30abcfc7 | edgar_igl | switch (env->cc_op)
|
371 | 30abcfc7 | edgar_igl | { |
372 | 30abcfc7 | edgar_igl | case CC_OP_SUB:
|
373 | 30abcfc7 | edgar_igl | res = dst - src; |
374 | 30abcfc7 | edgar_igl | break;
|
375 | 30abcfc7 | edgar_igl | case CC_OP_ADD:
|
376 | 30abcfc7 | edgar_igl | res = dst + src; |
377 | 30abcfc7 | edgar_igl | break;
|
378 | 30abcfc7 | edgar_igl | default:
|
379 | 30abcfc7 | edgar_igl | res = env->cc_result; |
380 | 30abcfc7 | edgar_igl | break;
|
381 | 30abcfc7 | edgar_igl | } |
382 | 30abcfc7 | edgar_igl | |
383 | 30abcfc7 | edgar_igl | if (env->cc_op == CC_OP_SUB || env->cc_op == CC_OP_CMP)
|
384 | 30abcfc7 | edgar_igl | src = ~src; |
385 | b41f7df0 | edgar_igl | |
386 | b41f7df0 | edgar_igl | if ((res & 0x80000000L) != 0L) |
387 | b41f7df0 | edgar_igl | { |
388 | b41f7df0 | edgar_igl | flags |= N_FLAG; |
389 | b41f7df0 | edgar_igl | if (((src & 0x80000000L) == 0L) |
390 | b41f7df0 | edgar_igl | && ((dst & 0x80000000L) == 0L)) |
391 | b41f7df0 | edgar_igl | { |
392 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
393 | b41f7df0 | edgar_igl | } |
394 | b41f7df0 | edgar_igl | else if (((src & 0x80000000L) != 0L) && |
395 | b41f7df0 | edgar_igl | ((dst & 0x80000000L) != 0L)) |
396 | b41f7df0 | edgar_igl | { |
397 | b41f7df0 | edgar_igl | flags |= C_FLAG; |
398 | b41f7df0 | edgar_igl | } |
399 | b41f7df0 | edgar_igl | } |
400 | b41f7df0 | edgar_igl | else
|
401 | b41f7df0 | edgar_igl | { |
402 | b41f7df0 | edgar_igl | if (res == 0L) |
403 | b41f7df0 | edgar_igl | flags |= Z_FLAG; |
404 | b41f7df0 | edgar_igl | if (((src & 0x80000000L) != 0L) |
405 | b41f7df0 | edgar_igl | && ((dst & 0x80000000L) != 0L)) |
406 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
407 | b41f7df0 | edgar_igl | if ((dst & 0x80000000L) != 0L |
408 | b41f7df0 | edgar_igl | || (src & 0x80000000L) != 0L) |
409 | b41f7df0 | edgar_igl | flags |= C_FLAG; |
410 | b41f7df0 | edgar_igl | } |
411 | b41f7df0 | edgar_igl | |
412 | b41f7df0 | edgar_igl | if (env->cc_op == CC_OP_SUB
|
413 | b41f7df0 | edgar_igl | || env->cc_op == CC_OP_CMP) { |
414 | b41f7df0 | edgar_igl | flags ^= C_FLAG; |
415 | b41f7df0 | edgar_igl | } |
416 | b41f7df0 | edgar_igl | evaluate_flags_writeback(flags); |
417 | b41f7df0 | edgar_igl | } |
418 | b41f7df0 | edgar_igl | |
419 | b41f7df0 | edgar_igl | void helper_evaluate_flags_move_4 (void) |
420 | b41f7df0 | edgar_igl | { |
421 | b41f7df0 | edgar_igl | uint32_t res; |
422 | b41f7df0 | edgar_igl | uint32_t flags = 0;
|
423 | b41f7df0 | edgar_igl | |
424 | b41f7df0 | edgar_igl | res = env->cc_result; |
425 | b41f7df0 | edgar_igl | |
426 | b41f7df0 | edgar_igl | if ((int32_t)res < 0) |
427 | b41f7df0 | edgar_igl | flags |= N_FLAG; |
428 | b41f7df0 | edgar_igl | else if (res == 0L) |
429 | b41f7df0 | edgar_igl | flags |= Z_FLAG; |
430 | b41f7df0 | edgar_igl | |
431 | b41f7df0 | edgar_igl | evaluate_flags_writeback(flags); |
432 | b41f7df0 | edgar_igl | } |
433 | b41f7df0 | edgar_igl | void helper_evaluate_flags_move_2 (void) |
434 | b41f7df0 | edgar_igl | { |
435 | b41f7df0 | edgar_igl | uint32_t src; |
436 | b41f7df0 | edgar_igl | uint32_t flags = 0;
|
437 | b41f7df0 | edgar_igl | uint16_t res; |
438 | b41f7df0 | edgar_igl | |
439 | b41f7df0 | edgar_igl | src = env->cc_src; |
440 | b41f7df0 | edgar_igl | res = env->cc_result; |
441 | b41f7df0 | edgar_igl | |
442 | b41f7df0 | edgar_igl | if ((int16_t)res < 0L) |
443 | b41f7df0 | edgar_igl | flags |= N_FLAG; |
444 | b41f7df0 | edgar_igl | else if (res == 0) |
445 | b41f7df0 | edgar_igl | flags |= Z_FLAG; |
446 | b41f7df0 | edgar_igl | |
447 | b41f7df0 | edgar_igl | evaluate_flags_writeback(flags); |
448 | b41f7df0 | edgar_igl | } |
449 | b41f7df0 | edgar_igl | |
450 | b41f7df0 | edgar_igl | /* TODO: This is expensive. We could split things up and only evaluate part of
|
451 | b41f7df0 | edgar_igl | CCR on a need to know basis. For now, we simply re-evaluate everything. */
|
452 | b41f7df0 | edgar_igl | void helper_evaluate_flags (void) |
453 | b41f7df0 | edgar_igl | { |
454 | b41f7df0 | edgar_igl | uint32_t src; |
455 | b41f7df0 | edgar_igl | uint32_t dst; |
456 | b41f7df0 | edgar_igl | uint32_t res; |
457 | b41f7df0 | edgar_igl | uint32_t flags = 0;
|
458 | b41f7df0 | edgar_igl | |
459 | b41f7df0 | edgar_igl | src = env->cc_src; |
460 | b41f7df0 | edgar_igl | dst = env->cc_dest; |
461 | b41f7df0 | edgar_igl | res = env->cc_result; |
462 | b41f7df0 | edgar_igl | |
463 | 30abcfc7 | edgar_igl | if (env->cc_op == CC_OP_SUB || env->cc_op == CC_OP_CMP)
|
464 | 30abcfc7 | edgar_igl | src = ~src; |
465 | b41f7df0 | edgar_igl | |
466 | b41f7df0 | edgar_igl | /* Now, evaluate the flags. This stuff is based on
|
467 | b41f7df0 | edgar_igl | Per Zander's CRISv10 simulator. */
|
468 | b41f7df0 | edgar_igl | switch (env->cc_size)
|
469 | b41f7df0 | edgar_igl | { |
470 | b41f7df0 | edgar_igl | case 1: |
471 | b41f7df0 | edgar_igl | if ((res & 0x80L) != 0L) |
472 | b41f7df0 | edgar_igl | { |
473 | b41f7df0 | edgar_igl | flags |= N_FLAG; |
474 | b41f7df0 | edgar_igl | if (((src & 0x80L) == 0L) |
475 | b41f7df0 | edgar_igl | && ((dst & 0x80L) == 0L)) |
476 | b41f7df0 | edgar_igl | { |
477 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
478 | b41f7df0 | edgar_igl | } |
479 | b41f7df0 | edgar_igl | else if (((src & 0x80L) != 0L) |
480 | b41f7df0 | edgar_igl | && ((dst & 0x80L) != 0L)) |
481 | b41f7df0 | edgar_igl | { |
482 | b41f7df0 | edgar_igl | flags |= C_FLAG; |
483 | b41f7df0 | edgar_igl | } |
484 | b41f7df0 | edgar_igl | } |
485 | b41f7df0 | edgar_igl | else
|
486 | b41f7df0 | edgar_igl | { |
487 | b41f7df0 | edgar_igl | if ((res & 0xFFL) == 0L) |
488 | b41f7df0 | edgar_igl | { |
489 | b41f7df0 | edgar_igl | flags |= Z_FLAG; |
490 | b41f7df0 | edgar_igl | } |
491 | b41f7df0 | edgar_igl | if (((src & 0x80L) != 0L) |
492 | b41f7df0 | edgar_igl | && ((dst & 0x80L) != 0L)) |
493 | b41f7df0 | edgar_igl | { |
494 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
495 | b41f7df0 | edgar_igl | } |
496 | b41f7df0 | edgar_igl | if ((dst & 0x80L) != 0L |
497 | b41f7df0 | edgar_igl | || (src & 0x80L) != 0L) |
498 | b41f7df0 | edgar_igl | { |
499 | b41f7df0 | edgar_igl | flags |= C_FLAG; |
500 | b41f7df0 | edgar_igl | } |
501 | b41f7df0 | edgar_igl | } |
502 | b41f7df0 | edgar_igl | break;
|
503 | b41f7df0 | edgar_igl | case 2: |
504 | b41f7df0 | edgar_igl | if ((res & 0x8000L) != 0L) |
505 | b41f7df0 | edgar_igl | { |
506 | b41f7df0 | edgar_igl | flags |= N_FLAG; |
507 | b41f7df0 | edgar_igl | if (((src & 0x8000L) == 0L) |
508 | b41f7df0 | edgar_igl | && ((dst & 0x8000L) == 0L)) |
509 | b41f7df0 | edgar_igl | { |
510 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
511 | b41f7df0 | edgar_igl | } |
512 | b41f7df0 | edgar_igl | else if (((src & 0x8000L) != 0L) |
513 | b41f7df0 | edgar_igl | && ((dst & 0x8000L) != 0L)) |
514 | b41f7df0 | edgar_igl | { |
515 | b41f7df0 | edgar_igl | flags |= C_FLAG; |
516 | b41f7df0 | edgar_igl | } |
517 | b41f7df0 | edgar_igl | } |
518 | b41f7df0 | edgar_igl | else
|
519 | b41f7df0 | edgar_igl | { |
520 | b41f7df0 | edgar_igl | if ((res & 0xFFFFL) == 0L) |
521 | b41f7df0 | edgar_igl | { |
522 | b41f7df0 | edgar_igl | flags |= Z_FLAG; |
523 | b41f7df0 | edgar_igl | } |
524 | b41f7df0 | edgar_igl | if (((src & 0x8000L) != 0L) |
525 | b41f7df0 | edgar_igl | && ((dst & 0x8000L) != 0L)) |
526 | b41f7df0 | edgar_igl | { |
527 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
528 | b41f7df0 | edgar_igl | } |
529 | b41f7df0 | edgar_igl | if ((dst & 0x8000L) != 0L |
530 | b41f7df0 | edgar_igl | || (src & 0x8000L) != 0L) |
531 | b41f7df0 | edgar_igl | { |
532 | b41f7df0 | edgar_igl | flags |= C_FLAG; |
533 | b41f7df0 | edgar_igl | } |
534 | b41f7df0 | edgar_igl | } |
535 | b41f7df0 | edgar_igl | break;
|
536 | b41f7df0 | edgar_igl | case 4: |
537 | b41f7df0 | edgar_igl | if ((res & 0x80000000L) != 0L) |
538 | b41f7df0 | edgar_igl | { |
539 | b41f7df0 | edgar_igl | flags |= N_FLAG; |
540 | b41f7df0 | edgar_igl | if (((src & 0x80000000L) == 0L) |
541 | b41f7df0 | edgar_igl | && ((dst & 0x80000000L) == 0L)) |
542 | b41f7df0 | edgar_igl | { |
543 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
544 | b41f7df0 | edgar_igl | } |
545 | b41f7df0 | edgar_igl | else if (((src & 0x80000000L) != 0L) && |
546 | b41f7df0 | edgar_igl | ((dst & 0x80000000L) != 0L)) |
547 | b41f7df0 | edgar_igl | { |
548 | b41f7df0 | edgar_igl | flags |= C_FLAG; |
549 | b41f7df0 | edgar_igl | } |
550 | b41f7df0 | edgar_igl | } |
551 | b41f7df0 | edgar_igl | else
|
552 | b41f7df0 | edgar_igl | { |
553 | b41f7df0 | edgar_igl | if (res == 0L) |
554 | b41f7df0 | edgar_igl | flags |= Z_FLAG; |
555 | b41f7df0 | edgar_igl | if (((src & 0x80000000L) != 0L) |
556 | b41f7df0 | edgar_igl | && ((dst & 0x80000000L) != 0L)) |
557 | b41f7df0 | edgar_igl | flags |= V_FLAG; |
558 | b41f7df0 | edgar_igl | if ((dst & 0x80000000L) != 0L |
559 | b41f7df0 | edgar_igl | || (src & 0x80000000L) != 0L) |
560 | b41f7df0 | edgar_igl | flags |= C_FLAG; |
561 | b41f7df0 | edgar_igl | } |
562 | b41f7df0 | edgar_igl | break;
|
563 | b41f7df0 | edgar_igl | default:
|
564 | b41f7df0 | edgar_igl | break;
|
565 | b41f7df0 | edgar_igl | } |
566 | b41f7df0 | edgar_igl | |
567 | b41f7df0 | edgar_igl | if (env->cc_op == CC_OP_SUB
|
568 | b41f7df0 | edgar_igl | || env->cc_op == CC_OP_CMP) { |
569 | b41f7df0 | edgar_igl | flags ^= C_FLAG; |
570 | b41f7df0 | edgar_igl | } |
571 | b41f7df0 | edgar_igl | evaluate_flags_writeback(flags); |
572 | b41f7df0 | edgar_igl | } |
573 | 30abcfc7 | edgar_igl | |
574 | 30abcfc7 | edgar_igl | void helper_top_evaluate_flags(void) |
575 | 30abcfc7 | edgar_igl | { |
576 | 30abcfc7 | edgar_igl | switch (env->cc_op)
|
577 | 30abcfc7 | edgar_igl | { |
578 | 30abcfc7 | edgar_igl | case CC_OP_MCP:
|
579 | 30abcfc7 | edgar_igl | helper_evaluate_flags_mcp(); |
580 | 30abcfc7 | edgar_igl | break;
|
581 | 30abcfc7 | edgar_igl | case CC_OP_MULS:
|
582 | 30abcfc7 | edgar_igl | helper_evaluate_flags_muls(); |
583 | 30abcfc7 | edgar_igl | break;
|
584 | 30abcfc7 | edgar_igl | case CC_OP_MULU:
|
585 | 30abcfc7 | edgar_igl | helper_evaluate_flags_mulu(); |
586 | 30abcfc7 | edgar_igl | break;
|
587 | 30abcfc7 | edgar_igl | case CC_OP_MOVE:
|
588 | 30abcfc7 | edgar_igl | case CC_OP_AND:
|
589 | 30abcfc7 | edgar_igl | case CC_OP_OR:
|
590 | 30abcfc7 | edgar_igl | case CC_OP_XOR:
|
591 | 30abcfc7 | edgar_igl | case CC_OP_ASR:
|
592 | 30abcfc7 | edgar_igl | case CC_OP_LSR:
|
593 | 30abcfc7 | edgar_igl | case CC_OP_LSL:
|
594 | 30abcfc7 | edgar_igl | switch (env->cc_size)
|
595 | 30abcfc7 | edgar_igl | { |
596 | 30abcfc7 | edgar_igl | case 4: |
597 | 30abcfc7 | edgar_igl | helper_evaluate_flags_move_4(); |
598 | 30abcfc7 | edgar_igl | break;
|
599 | 30abcfc7 | edgar_igl | case 2: |
600 | 30abcfc7 | edgar_igl | helper_evaluate_flags_move_2(); |
601 | 30abcfc7 | edgar_igl | break;
|
602 | 30abcfc7 | edgar_igl | default:
|
603 | 30abcfc7 | edgar_igl | helper_evaluate_flags(); |
604 | 30abcfc7 | edgar_igl | break;
|
605 | 30abcfc7 | edgar_igl | } |
606 | 30abcfc7 | edgar_igl | break;
|
607 | 30abcfc7 | edgar_igl | case CC_OP_FLAGS:
|
608 | 30abcfc7 | edgar_igl | /* live. */
|
609 | 30abcfc7 | edgar_igl | break;
|
610 | 30abcfc7 | edgar_igl | default:
|
611 | 30abcfc7 | edgar_igl | { |
612 | 30abcfc7 | edgar_igl | switch (env->cc_size)
|
613 | 30abcfc7 | edgar_igl | { |
614 | 30abcfc7 | edgar_igl | case 4: |
615 | 30abcfc7 | edgar_igl | helper_evaluate_flags_alu_4(); |
616 | 30abcfc7 | edgar_igl | break;
|
617 | 30abcfc7 | edgar_igl | default:
|
618 | 30abcfc7 | edgar_igl | helper_evaluate_flags(); |
619 | 30abcfc7 | edgar_igl | break;
|
620 | 30abcfc7 | edgar_igl | } |
621 | 30abcfc7 | edgar_igl | } |
622 | 30abcfc7 | edgar_igl | break;
|
623 | 30abcfc7 | edgar_igl | } |
624 | 30abcfc7 | edgar_igl | } |