Revision e6e5906b fpu/softfloat-native.h

b/fpu/softfloat-native.h
214 214 
| Software IEC/IEEE double-precision operations.
215 215 
*----------------------------------------------------------------------------*/
216 216 
float64 float64_round_to_int( float64 STATUS_PARAM );
217 
float64 float64_trunc_to_int( float64 STATUS_PARAM );
217 218 
INLINE float64 float64_add( float64 a, float64 b STATUS_PARAM)
218 219 
{
219 220 
    return a + b;
......
265 266 
char float64_compare( float64, float64 STATUS_PARAM );
266 267 
char float64_compare_quiet( float64, float64 STATUS_PARAM );
267 268 
char float64_is_signaling_nan( float64 );
269 
flag float64_is_nan( float64 );
268 270 

  		





  269
  271
  
    
INLINE float64 float64_abs(float64 a)


  		





  270
  272
  
    
{


  		












Also available in:
  Unified diff