Statistics
| Branch: | Revision:

root / hw / sh7750_regs.h @ e7b43f7e

History | View | Annotate | Download (60.5 kB)

1 27c7ca7e bellard
/*
2 27c7ca7e bellard
 * SH-7750 memory-mapped registers
3 27c7ca7e bellard
 * This file based on information provided in the following document:
4 27c7ca7e bellard
 * "Hitachi SuperH (tm) RISC engine. SH7750 Series (SH7750, SH7750S)
5 27c7ca7e bellard
 *  Hardware Manual"
6 27c7ca7e bellard
 *  Document Number ADE-602-124C, Rev. 4.0, 4/21/00, Hitachi Ltd.
7 27c7ca7e bellard
 *
8 27c7ca7e bellard
 * Copyright (C) 2001 OKTET Ltd., St.-Petersburg, Russia
9 27c7ca7e bellard
 * Author: Alexandra Kossovsky <sasha@oktet.ru>
10 27c7ca7e bellard
 *         Victor V. Vengerov <vvv@oktet.ru>
11 27c7ca7e bellard
 *
12 27c7ca7e bellard
 * The license and distribution terms for this file may be
13 27c7ca7e bellard
 * found in the file LICENSE in this distribution or at
14 27c7ca7e bellard
 *  http://www.rtems.com/license/LICENSE.
15 5fafdf24 ths
 *
16 27c7ca7e bellard
 * @(#) sh7750_regs.h,v 1.2.4.1 2003/09/04 18:46:00 joel Exp
17 27c7ca7e bellard
 */
18 27c7ca7e bellard
19 27c7ca7e bellard
#ifndef __SH7750_REGS_H__
20 27c7ca7e bellard
#define __SH7750_REGS_H__
21 27c7ca7e bellard
22 5fafdf24 ths
/*
23 5fafdf24 ths
 * All register has 2 addresses: in 0xff000000 - 0xffffffff (P4 address)  and
24 27c7ca7e bellard
 * in 0x1f000000 - 0x1fffffff (area 7 address)
25 27c7ca7e bellard
 */
26 5fafdf24 ths
#define SH7750_P4_BASE       0xff000000        /* Accessable only in
27 27c7ca7e bellard
                                           priveleged mode */
28 27c7ca7e bellard
#define SH7750_A7_BASE       0x1f000000        /* Accessable only using TLB */
29 27c7ca7e bellard
30 27c7ca7e bellard
#define SH7750_P4_REG32(ofs) (SH7750_P4_BASE + (ofs))
31 27c7ca7e bellard
#define SH7750_A7_REG32(ofs) (SH7750_A7_BASE + (ofs))
32 27c7ca7e bellard
33 5fafdf24 ths
/*
34 5fafdf24 ths
 * MMU Registers
35 27c7ca7e bellard
 */
36 27c7ca7e bellard
37 27c7ca7e bellard
/* Page Table Entry High register - PTEH */
38 27c7ca7e bellard
#define SH7750_PTEH_REGOFS    0x000000        /* offset */
39 27c7ca7e bellard
#define SH7750_PTEH           SH7750_P4_REG32(SH7750_PTEH_REGOFS)
40 27c7ca7e bellard
#define SH7750_PTEH_A7        SH7750_A7_REG32(SH7750_PTEH_REGOFS)
41 27c7ca7e bellard
#define SH7750_PTEH_VPN       0xfffffd00        /* Virtual page number */
42 27c7ca7e bellard
#define SH7750_PTEH_VPN_S     10
43 27c7ca7e bellard
#define SH7750_PTEH_ASID      0x000000ff        /* Address space identifier */
44 27c7ca7e bellard
#define SH7750_PTEH_ASID_S    0
45 27c7ca7e bellard
46 27c7ca7e bellard
/* Page Table Entry Low register - PTEL */
47 27c7ca7e bellard
#define SH7750_PTEL_REGOFS    0x000004        /* offset */
48 27c7ca7e bellard
#define SH7750_PTEL           SH7750_P4_REG32(SH7750_PTEL_REGOFS)
49 27c7ca7e bellard
#define SH7750_PTEL_A7        SH7750_A7_REG32(SH7750_PTEL_REGOFS)
50 27c7ca7e bellard
#define SH7750_PTEL_PPN       0x1ffffc00        /* Physical page number */
51 27c7ca7e bellard
#define SH7750_PTEL_PPN_S     10
52 27c7ca7e bellard
#define SH7750_PTEL_V         0x00000100        /* Validity (0-entry is invalid) */
53 27c7ca7e bellard
#define SH7750_PTEL_SZ1       0x00000080        /* Page size bit 1 */
54 27c7ca7e bellard
#define SH7750_PTEL_SZ0       0x00000010        /* Page size bit 0 */
55 27c7ca7e bellard
#define SH7750_PTEL_SZ_1KB    0x00000000        /*   1-kbyte page */
56 27c7ca7e bellard
#define SH7750_PTEL_SZ_4KB    0x00000010        /*   4-kbyte page */
57 27c7ca7e bellard
#define SH7750_PTEL_SZ_64KB   0x00000080        /*   64-kbyte page */
58 27c7ca7e bellard
#define SH7750_PTEL_SZ_1MB    0x00000090        /*   1-Mbyte page */
59 27c7ca7e bellard
#define SH7750_PTEL_PR        0x00000060        /* Protection Key Data */
60 27c7ca7e bellard
#define SH7750_PTEL_PR_ROPO   0x00000000        /*   read-only in priv mode */
61 27c7ca7e bellard
#define SH7750_PTEL_PR_RWPO   0x00000020        /*   read-write in priv mode */
62 27c7ca7e bellard
#define SH7750_PTEL_PR_ROPU   0x00000040        /*   read-only in priv or user mode */
63 27c7ca7e bellard
#define SH7750_PTEL_PR_RWPU   0x00000060        /*   read-write in priv or user mode */
64 5fafdf24 ths
#define SH7750_PTEL_C         0x00000008        /* Cacheability
65 27c7ca7e bellard
                                                   (0 - page not cacheable) */
66 5fafdf24 ths
#define SH7750_PTEL_D         0x00000004        /* Dirty bit (1 - write has been
67 27c7ca7e bellard
                                                   performed to a page) */
68 27c7ca7e bellard
#define SH7750_PTEL_SH        0x00000002        /* Share Status bit (1 - page are
69 27c7ca7e bellard
                                                   shared by processes) */
70 27c7ca7e bellard
#define SH7750_PTEL_WT        0x00000001        /* Write-through bit, specifies the
71 27c7ca7e bellard
                                                   cache write mode:
72 27c7ca7e bellard
                                                   0 - Copy-back mode
73 27c7ca7e bellard
                                                   1 - Write-through mode */
74 27c7ca7e bellard
75 27c7ca7e bellard
/* Page Table Entry Assistance register - PTEA */
76 27c7ca7e bellard
#define SH7750_PTEA_REGOFS    0x000034        /* offset */
77 27c7ca7e bellard
#define SH7750_PTEA           SH7750_P4_REG32(SH7750_PTEA_REGOFS)
78 27c7ca7e bellard
#define SH7750_PTEA_A7        SH7750_A7_REG32(SH7750_PTEA_REGOFS)
79 27c7ca7e bellard
#define SH7750_PTEA_TC        0x00000008        /* Timing Control bit
80 27c7ca7e bellard
                                                   0 - use area 5 wait states
81 27c7ca7e bellard
                                                   1 - use area 6 wait states */
82 27c7ca7e bellard
#define SH7750_PTEA_SA        0x00000007        /* Space Attribute bits: */
83 27c7ca7e bellard
#define SH7750_PTEA_SA_UNDEF  0x00000000        /*    0 - undefined */
84 27c7ca7e bellard
#define SH7750_PTEA_SA_IOVAR  0x00000001        /*    1 - variable-size I/O space */
85 27c7ca7e bellard
#define SH7750_PTEA_SA_IO8    0x00000002        /*    2 - 8-bit I/O space */
86 27c7ca7e bellard
#define SH7750_PTEA_SA_IO16   0x00000003        /*    3 - 16-bit I/O space */
87 27c7ca7e bellard
#define SH7750_PTEA_SA_CMEM8  0x00000004        /*    4 - 8-bit common memory space */
88 27c7ca7e bellard
#define SH7750_PTEA_SA_CMEM16 0x00000005        /*    5 - 16-bit common memory space */
89 27c7ca7e bellard
#define SH7750_PTEA_SA_AMEM8  0x00000006        /*    6 - 8-bit attr memory space */
90 27c7ca7e bellard
#define SH7750_PTEA_SA_AMEM16 0x00000007        /*    7 - 16-bit attr memory space */
91 27c7ca7e bellard
92 27c7ca7e bellard
93 27c7ca7e bellard
/* Translation table base register */
94 27c7ca7e bellard
#define SH7750_TTB_REGOFS     0x000008        /* offset */
95 27c7ca7e bellard
#define SH7750_TTB            SH7750_P4_REG32(SH7750_TTB_REGOFS)
96 27c7ca7e bellard
#define SH7750_TTB_A7         SH7750_A7_REG32(SH7750_TTB_REGOFS)
97 27c7ca7e bellard
98 27c7ca7e bellard
/* TLB exeption address register - TEA */
99 27c7ca7e bellard
#define SH7750_TEA_REGOFS     0x00000c        /* offset */
100 27c7ca7e bellard
#define SH7750_TEA            SH7750_P4_REG32(SH7750_TEA_REGOFS)
101 27c7ca7e bellard
#define SH7750_TEA_A7         SH7750_A7_REG32(SH7750_TEA_REGOFS)
102 27c7ca7e bellard
103 27c7ca7e bellard
/* MMU control register - MMUCR */
104 27c7ca7e bellard
#define SH7750_MMUCR_REGOFS   0x000010        /* offset */
105 27c7ca7e bellard
#define SH7750_MMUCR          SH7750_P4_REG32(SH7750_MMUCR_REGOFS)
106 27c7ca7e bellard
#define SH7750_MMUCR_A7       SH7750_A7_REG32(SH7750_MMUCR_REGOFS)
107 27c7ca7e bellard
#define SH7750_MMUCR_AT       0x00000001        /* Address translation bit */
108 27c7ca7e bellard
#define SH7750_MMUCR_TI       0x00000004        /* TLB invalidate */
109 27c7ca7e bellard
#define SH7750_MMUCR_SV       0x00000100        /* Single Virtual Mode bit */
110 27c7ca7e bellard
#define SH7750_MMUCR_SQMD     0x00000200        /* Store Queue Mode bit */
111 27c7ca7e bellard
#define SH7750_MMUCR_URC      0x0000FC00        /* UTLB Replace Counter */
112 27c7ca7e bellard
#define SH7750_MMUCR_URC_S    10
113 27c7ca7e bellard
#define SH7750_MMUCR_URB      0x00FC0000        /* UTLB Replace Boundary */
114 27c7ca7e bellard
#define SH7750_MMUCR_URB_S    18
115 27c7ca7e bellard
#define SH7750_MMUCR_LRUI     0xFC000000        /* Least Recently Used ITLB */
116 27c7ca7e bellard
#define SH7750_MMUCR_LRUI_S   26
117 27c7ca7e bellard
118 27c7ca7e bellard
119 27c7ca7e bellard
120 27c7ca7e bellard
121 27c7ca7e bellard
/*
122 27c7ca7e bellard
 * Cache registers
123 27c7ca7e bellard
 *   IC -- instructions cache
124 27c7ca7e bellard
 *   OC -- operand cache
125 27c7ca7e bellard
 */
126 27c7ca7e bellard
127 27c7ca7e bellard
/* Cache Control Register - CCR */
128 27c7ca7e bellard
#define SH7750_CCR_REGOFS     0x00001c        /* offset */
129 27c7ca7e bellard
#define SH7750_CCR            SH7750_P4_REG32(SH7750_CCR_REGOFS)
130 27c7ca7e bellard
#define SH7750_CCR_A7         SH7750_A7_REG32(SH7750_CCR_REGOFS)
131 27c7ca7e bellard
132 27c7ca7e bellard
#define SH7750_CCR_IIX      0x00008000        /* IC index enable bit */
133 5fafdf24 ths
#define SH7750_CCR_ICI      0x00000800        /* IC invalidation bit:
134 27c7ca7e bellard
                                           set it to clear IC */
135 27c7ca7e bellard
#define SH7750_CCR_ICE      0x00000100        /* IC enable bit */
136 27c7ca7e bellard
#define SH7750_CCR_OIX      0x00000080        /* OC index enable bit */
137 5fafdf24 ths
#define SH7750_CCR_ORA      0x00000020        /* OC RAM enable bit
138 5fafdf24 ths
                                           if you set OCE = 0,
139 27c7ca7e bellard
                                           you should set ORA = 0 */
140 27c7ca7e bellard
#define SH7750_CCR_OCI      0x00000008        /* OC invalidation bit */
141 27c7ca7e bellard
#define SH7750_CCR_CB       0x00000004        /* Copy-back bit for P1 area */
142 27c7ca7e bellard
#define SH7750_CCR_WT       0x00000002        /* Write-through bit for P0,U0,P3 area */
143 27c7ca7e bellard
#define SH7750_CCR_OCE      0x00000001        /* OC enable bit */
144 27c7ca7e bellard
145 27c7ca7e bellard
/* Queue address control register 0 - QACR0 */
146 27c7ca7e bellard
#define SH7750_QACR0_REGOFS   0x000038        /* offset */
147 27c7ca7e bellard
#define SH7750_QACR0          SH7750_P4_REG32(SH7750_QACR0_REGOFS)
148 27c7ca7e bellard
#define SH7750_QACR0_A7       SH7750_A7_REG32(SH7750_QACR0_REGOFS)
149 27c7ca7e bellard
150 27c7ca7e bellard
/* Queue address control register 1 - QACR1 */
151 27c7ca7e bellard
#define SH7750_QACR1_REGOFS   0x00003c        /* offset */
152 27c7ca7e bellard
#define SH7750_QACR1          SH7750_P4_REG32(SH7750_QACR1_REGOFS)
153 27c7ca7e bellard
#define SH7750_QACR1_A7       SH7750_A7_REG32(SH7750_QACR1_REGOFS)
154 27c7ca7e bellard
155 27c7ca7e bellard
156 27c7ca7e bellard
/*
157 27c7ca7e bellard
 * Exeption-related registers
158 27c7ca7e bellard
 */
159 27c7ca7e bellard
160 27c7ca7e bellard
/* Immediate data for TRAPA instuction - TRA */
161 27c7ca7e bellard
#define SH7750_TRA_REGOFS     0x000020        /* offset */
162 27c7ca7e bellard
#define SH7750_TRA            SH7750_P4_REG32(SH7750_TRA_REGOFS)
163 27c7ca7e bellard
#define SH7750_TRA_A7         SH7750_A7_REG32(SH7750_TRA_REGOFS)
164 27c7ca7e bellard
165 27c7ca7e bellard
#define SH7750_TRA_IMM      0x000003fd        /* Immediate data operand */
166 27c7ca7e bellard
#define SH7750_TRA_IMM_S    2
167 27c7ca7e bellard
168 27c7ca7e bellard
/* Exeption event register - EXPEVT */
169 27c7ca7e bellard
#define SH7750_EXPEVT_REGOFS  0x000024
170 27c7ca7e bellard
#define SH7750_EXPEVT         SH7750_P4_REG32(SH7750_EXPEVT_REGOFS)
171 27c7ca7e bellard
#define SH7750_EXPEVT_A7      SH7750_A7_REG32(SH7750_EXPEVT_REGOFS)
172 27c7ca7e bellard
173 27c7ca7e bellard
#define SH7750_EXPEVT_EX      0x00000fff        /* Exeption code */
174 27c7ca7e bellard
#define SH7750_EXPEVT_EX_S    0
175 27c7ca7e bellard
176 27c7ca7e bellard
/* Interrupt event register */
177 27c7ca7e bellard
#define SH7750_INTEVT_REGOFS  0x000028
178 27c7ca7e bellard
#define SH7750_INTEVT         SH7750_P4_REG32(SH7750_INTEVT_REGOFS)
179 27c7ca7e bellard
#define SH7750_INTEVT_A7      SH7750_A7_REG32(SH7750_INTEVT_REGOFS)
180 27c7ca7e bellard
#define SH7750_INTEVT_EX    0x00000fff        /* Exeption code */
181 27c7ca7e bellard
#define SH7750_INTEVT_EX_S  0
182 27c7ca7e bellard
183 27c7ca7e bellard
/*
184 27c7ca7e bellard
 * Exception/interrupt codes
185 27c7ca7e bellard
 */
186 27c7ca7e bellard
#define SH7750_EVT_TO_NUM(evt)  ((evt) >> 5)
187 27c7ca7e bellard
188 27c7ca7e bellard
/* Reset exception category */
189 27c7ca7e bellard
#define SH7750_EVT_POWER_ON_RST        0x000        /* Power-on reset */
190 27c7ca7e bellard
#define SH7750_EVT_MANUAL_RST          0x020        /* Manual reset */
191 27c7ca7e bellard
#define SH7750_EVT_TLB_MULT_HIT        0x140        /* TLB multiple-hit exception */
192 27c7ca7e bellard
193 27c7ca7e bellard
/* General exception category */
194 27c7ca7e bellard
#define SH7750_EVT_USER_BREAK          0x1E0        /* User break */
195 27c7ca7e bellard
#define SH7750_EVT_IADDR_ERR           0x0E0        /* Instruction address error */
196 27c7ca7e bellard
#define SH7750_EVT_TLB_READ_MISS       0x040        /* ITLB miss exception /
197 27c7ca7e bellard
                                                   DTLB miss exception (read) */
198 27c7ca7e bellard
#define SH7750_EVT_TLB_READ_PROTV      0x0A0        /* ITLB protection violation /
199 27c7ca7e bellard
                                                   DTLB protection violation (read) */
200 27c7ca7e bellard
#define SH7750_EVT_ILLEGAL_INSTR       0x180        /* General Illegal Instruction
201 27c7ca7e bellard
                                                   exception */
202 27c7ca7e bellard
#define SH7750_EVT_SLOT_ILLEGAL_INSTR  0x1A0        /* Slot Illegal Instruction
203 27c7ca7e bellard
                                                   exception */
204 27c7ca7e bellard
#define SH7750_EVT_FPU_DISABLE         0x800        /* General FPU disable exception */
205 27c7ca7e bellard
#define SH7750_EVT_SLOT_FPU_DISABLE    0x820        /* Slot FPU disable exception */
206 27c7ca7e bellard
#define SH7750_EVT_DATA_READ_ERR       0x0E0        /* Data address error (read) */
207 27c7ca7e bellard
#define SH7750_EVT_DATA_WRITE_ERR      0x100        /* Data address error (write) */
208 27c7ca7e bellard
#define SH7750_EVT_DTLB_WRITE_MISS     0x060        /* DTLB miss exception (write) */
209 27c7ca7e bellard
#define SH7750_EVT_DTLB_WRITE_PROTV    0x0C0        /* DTLB protection violation
210 27c7ca7e bellard
                                                   exception (write) */
211 27c7ca7e bellard
#define SH7750_EVT_FPU_EXCEPTION       0x120        /* FPU exception */
212 27c7ca7e bellard
#define SH7750_EVT_INITIAL_PGWRITE     0x080        /* Initial Page Write exception */
213 27c7ca7e bellard
#define SH7750_EVT_TRAPA               0x160        /* Unconditional trap (TRAPA) */
214 27c7ca7e bellard
215 27c7ca7e bellard
/* Interrupt exception category */
216 27c7ca7e bellard
#define SH7750_EVT_NMI                 0x1C0        /* Non-maskable interrupt */
217 27c7ca7e bellard
#define SH7750_EVT_IRQ0                0x200        /* External Interrupt 0 */
218 27c7ca7e bellard
#define SH7750_EVT_IRQ1                0x220        /* External Interrupt 1 */
219 27c7ca7e bellard
#define SH7750_EVT_IRQ2                0x240        /* External Interrupt 2 */
220 27c7ca7e bellard
#define SH7750_EVT_IRQ3                0x260        /* External Interrupt 3 */
221 27c7ca7e bellard
#define SH7750_EVT_IRQ4                0x280        /* External Interrupt 4 */
222 27c7ca7e bellard
#define SH7750_EVT_IRQ5                0x2A0        /* External Interrupt 5 */
223 27c7ca7e bellard
#define SH7750_EVT_IRQ6                0x2C0        /* External Interrupt 6 */
224 27c7ca7e bellard
#define SH7750_EVT_IRQ7                0x2E0        /* External Interrupt 7 */
225 27c7ca7e bellard
#define SH7750_EVT_IRQ8                0x300        /* External Interrupt 8 */
226 27c7ca7e bellard
#define SH7750_EVT_IRQ9                0x320        /* External Interrupt 9 */
227 27c7ca7e bellard
#define SH7750_EVT_IRQA                0x340        /* External Interrupt A */
228 27c7ca7e bellard
#define SH7750_EVT_IRQB                0x360        /* External Interrupt B */
229 27c7ca7e bellard
#define SH7750_EVT_IRQC                0x380        /* External Interrupt C */
230 27c7ca7e bellard
#define SH7750_EVT_IRQD                0x3A0        /* External Interrupt D */
231 27c7ca7e bellard
#define SH7750_EVT_IRQE                0x3C0        /* External Interrupt E */
232 27c7ca7e bellard
233 27c7ca7e bellard
/* Peripheral Module Interrupts - Timer Unit (TMU) */
234 27c7ca7e bellard
#define SH7750_EVT_TUNI0               0x400        /* TMU Underflow Interrupt 0 */
235 27c7ca7e bellard
#define SH7750_EVT_TUNI1               0x420        /* TMU Underflow Interrupt 1 */
236 27c7ca7e bellard
#define SH7750_EVT_TUNI2               0x440        /* TMU Underflow Interrupt 2 */
237 27c7ca7e bellard
#define SH7750_EVT_TICPI2              0x460        /* TMU Input Capture Interrupt 2 */
238 27c7ca7e bellard
239 27c7ca7e bellard
/* Peripheral Module Interrupts - Real-Time Clock (RTC) */
240 27c7ca7e bellard
#define SH7750_EVT_RTC_ATI             0x480        /* Alarm Interrupt Request */
241 27c7ca7e bellard
#define SH7750_EVT_RTC_PRI             0x4A0        /* Periodic Interrupt Request */
242 27c7ca7e bellard
#define SH7750_EVT_RTC_CUI             0x4C0        /* Carry Interrupt Request */
243 27c7ca7e bellard
244 27c7ca7e bellard
/* Peripheral Module Interrupts - Serial Communication Interface (SCI) */
245 27c7ca7e bellard
#define SH7750_EVT_SCI_ERI             0x4E0        /* Receive Error */
246 27c7ca7e bellard
#define SH7750_EVT_SCI_RXI             0x500        /* Receive Data Register Full */
247 27c7ca7e bellard
#define SH7750_EVT_SCI_TXI             0x520        /* Transmit Data Register Empty */
248 27c7ca7e bellard
#define SH7750_EVT_SCI_TEI             0x540        /* Transmit End */
249 27c7ca7e bellard
250 27c7ca7e bellard
/* Peripheral Module Interrupts - Watchdog Timer (WDT) */
251 27c7ca7e bellard
#define SH7750_EVT_WDT_ITI             0x560        /* Interval Timer Interrupt
252 27c7ca7e bellard
                                                   (used when WDT operates in
253 27c7ca7e bellard
                                                   interval timer mode) */
254 27c7ca7e bellard
255 27c7ca7e bellard
/* Peripheral Module Interrupts - Memory Refresh Unit (REF) */
256 27c7ca7e bellard
#define SH7750_EVT_REF_RCMI            0x580        /* Compare-match Interrupt */
257 5fafdf24 ths
#define SH7750_EVT_REF_ROVI            0x5A0        /* Refresh Counter Overflow
258 27c7ca7e bellard
                                                   interrupt */
259 27c7ca7e bellard
260 27c7ca7e bellard
/* Peripheral Module Interrupts - Hitachi User Debug Interface (H-UDI) */
261 27c7ca7e bellard
#define SH7750_EVT_HUDI                0x600        /* UDI interrupt */
262 27c7ca7e bellard
263 27c7ca7e bellard
/* Peripheral Module Interrupts - General-Purpose I/O (GPIO) */
264 27c7ca7e bellard
#define SH7750_EVT_GPIO                0x620        /* GPIO Interrupt */
265 27c7ca7e bellard
266 27c7ca7e bellard
/* Peripheral Module Interrupts - DMA Controller (DMAC) */
267 27c7ca7e bellard
#define SH7750_EVT_DMAC_DMTE0          0x640        /* DMAC 0 Transfer End Interrupt */
268 27c7ca7e bellard
#define SH7750_EVT_DMAC_DMTE1          0x660        /* DMAC 1 Transfer End Interrupt */
269 27c7ca7e bellard
#define SH7750_EVT_DMAC_DMTE2          0x680        /* DMAC 2 Transfer End Interrupt */
270 27c7ca7e bellard
#define SH7750_EVT_DMAC_DMTE3          0x6A0        /* DMAC 3 Transfer End Interrupt */
271 27c7ca7e bellard
#define SH7750_EVT_DMAC_DMAE           0x6C0        /* DMAC Address Error Interrupt */
272 27c7ca7e bellard
273 27c7ca7e bellard
/* Peripheral Module Interrupts - Serial Communication Interface with FIFO */
274 27c7ca7e bellard
/*                                                                  (SCIF) */
275 27c7ca7e bellard
#define SH7750_EVT_SCIF_ERI            0x700        /* Receive Error */
276 27c7ca7e bellard
#define SH7750_EVT_SCIF_RXI            0x720        /* Receive FIFO Data Full or
277 27c7ca7e bellard
                                                   Receive Data ready interrupt */
278 27c7ca7e bellard
#define SH7750_EVT_SCIF_BRI            0x740        /* Break or overrun error */
279 27c7ca7e bellard
#define SH7750_EVT_SCIF_TXI            0x760        /* Transmit FIFO Data Empty */
280 27c7ca7e bellard
281 27c7ca7e bellard
/*
282 27c7ca7e bellard
 * Power Management
283 27c7ca7e bellard
 */
284 27c7ca7e bellard
#define SH7750_STBCR_REGOFS   0xC00004        /* offset */
285 27c7ca7e bellard
#define SH7750_STBCR          SH7750_P4_REG32(SH7750_STBCR_REGOFS)
286 27c7ca7e bellard
#define SH7750_STBCR_A7       SH7750_A7_REG32(SH7750_STBCR_REGOFS)
287 27c7ca7e bellard
288 27c7ca7e bellard
#define SH7750_STBCR_STBY     0x80        /* Specifies a transition to standby mode:
289 27c7ca7e bellard
                                           0 - Transition to SLEEP mode on SLEEP
290 27c7ca7e bellard
                                           1 - Transition to STANDBY mode on SLEEP */
291 27c7ca7e bellard
#define SH7750_STBCR_PHZ      0x40        /* State of peripheral module pins in
292 27c7ca7e bellard
                                           standby mode:
293 27c7ca7e bellard
                                           0 - normal state
294 27c7ca7e bellard
                                           1 - high-impendance state */
295 27c7ca7e bellard
296 27c7ca7e bellard
#define SH7750_STBCR_PPU      0x20        /* Peripheral module pins pull-up controls */
297 27c7ca7e bellard
#define SH7750_STBCR_MSTP4    0x10        /* Stopping the clock supply to DMAC */
298 27c7ca7e bellard
#define SH7750_STBCR_DMAC_STP SH7750_STBCR_MSTP4
299 27c7ca7e bellard
#define SH7750_STBCR_MSTP3    0x08        /* Stopping the clock supply to SCIF */
300 27c7ca7e bellard
#define SH7750_STBCR_SCIF_STP SH7750_STBCR_MSTP3
301 27c7ca7e bellard
#define SH7750_STBCR_MSTP2    0x04        /* Stopping the clock supply to TMU */
302 27c7ca7e bellard
#define SH7750_STBCR_TMU_STP  SH7750_STBCR_MSTP2
303 27c7ca7e bellard
#define SH7750_STBCR_MSTP1    0x02        /* Stopping the clock supply to RTC */
304 27c7ca7e bellard
#define SH7750_STBCR_RTC_STP  SH7750_STBCR_MSTP1
305 27c7ca7e bellard
#define SH7750_STBCR_MSPT0    0x01        /* Stopping the clock supply to SCI */
306 27c7ca7e bellard
#define SH7750_STBCR_SCI_STP  SH7750_STBCR_MSTP0
307 27c7ca7e bellard
308 27c7ca7e bellard
#define SH7750_STBCR_STBY     0x80
309 27c7ca7e bellard
310 27c7ca7e bellard
311 27c7ca7e bellard
#define SH7750_STBCR2_REGOFS  0xC00010        /* offset */
312 27c7ca7e bellard
#define SH7750_STBCR2         SH7750_P4_REG32(SH7750_STBCR2_REGOFS)
313 27c7ca7e bellard
#define SH7750_STBCR2_A7      SH7750_A7_REG32(SH7750_STBCR2_REGOFS)
314 27c7ca7e bellard
315 27c7ca7e bellard
#define SH7750_STBCR2_DSLP    0x80        /* Specifies transition to deep sleep mode:
316 27c7ca7e bellard
                                           0 - transition to sleep or standby mode
317 27c7ca7e bellard
                                           as it is specified in STBY bit
318 27c7ca7e bellard
                                           1 - transition to deep sleep mode on
319 27c7ca7e bellard
                                           execution of SLEEP instruction */
320 27c7ca7e bellard
#define SH7750_STBCR2_MSTP6   0x02        /* Stopping the clock supply to Store Queue
321 27c7ca7e bellard
                                           in the cache controller */
322 27c7ca7e bellard
#define SH7750_STBCR2_SQ_STP  SH7750_STBCR2_MSTP6
323 27c7ca7e bellard
#define SH7750_STBCR2_MSTP5   0x01        /* Stopping the clock supply to the User
324 27c7ca7e bellard
                                           Break Controller (UBC) */
325 27c7ca7e bellard
#define SH7750_STBCR2_UBC_STP SH7750_STBCR2_MSTP5
326 27c7ca7e bellard
327 27c7ca7e bellard
/*
328 27c7ca7e bellard
 * Clock Pulse Generator (CPG)
329 27c7ca7e bellard
 */
330 27c7ca7e bellard
#define SH7750_FRQCR_REGOFS   0xC00000        /* offset */
331 27c7ca7e bellard
#define SH7750_FRQCR          SH7750_P4_REG32(SH7750_FRQCR_REGOFS)
332 27c7ca7e bellard
#define SH7750_FRQCR_A7       SH7750_A7_REG32(SH7750_FRQCR_REGOFS)
333 27c7ca7e bellard
334 5fafdf24 ths
#define SH7750_FRQCR_CKOEN    0x0800        /* Clock Output Enable
335 27c7ca7e bellard
                                           0 - CKIO pin goes to HiZ/pullup
336 27c7ca7e bellard
                                           1 - Clock is output from CKIO */
337 27c7ca7e bellard
#define SH7750_FRQCR_PLL1EN   0x0400        /* PLL circuit 1 enable */
338 27c7ca7e bellard
#define SH7750_FRQCR_PLL2EN   0x0200        /* PLL circuit 2 enable */
339 27c7ca7e bellard
340 27c7ca7e bellard
#define SH7750_FRQCR_IFC      0x01C0        /* CPU clock frequency division ratio: */
341 27c7ca7e bellard
#define SH7750_FRQCR_IFCDIV1  0x0000        /*    0 - * 1 */
342 27c7ca7e bellard
#define SH7750_FRQCR_IFCDIV2  0x0040        /*    1 - * 1/2 */
343 27c7ca7e bellard
#define SH7750_FRQCR_IFCDIV3  0x0080        /*    2 - * 1/3 */
344 27c7ca7e bellard
#define SH7750_FRQCR_IFCDIV4  0x00C0        /*    3 - * 1/4 */
345 27c7ca7e bellard
#define SH7750_FRQCR_IFCDIV6  0x0100        /*    4 - * 1/6 */
346 27c7ca7e bellard
#define SH7750_FRQCR_IFCDIV8  0x0140        /*    5 - * 1/8 */
347 27c7ca7e bellard
348 27c7ca7e bellard
#define SH7750_FRQCR_BFC      0x0038        /* Bus clock frequency division ratio: */
349 27c7ca7e bellard
#define SH7750_FRQCR_BFCDIV1  0x0000        /*    0 - * 1 */
350 27c7ca7e bellard
#define SH7750_FRQCR_BFCDIV2  0x0008        /*    1 - * 1/2 */
351 27c7ca7e bellard
#define SH7750_FRQCR_BFCDIV3  0x0010        /*    2 - * 1/3 */
352 27c7ca7e bellard
#define SH7750_FRQCR_BFCDIV4  0x0018        /*    3 - * 1/4 */
353 27c7ca7e bellard
#define SH7750_FRQCR_BFCDIV6  0x0020        /*    4 - * 1/6 */
354 27c7ca7e bellard
#define SH7750_FRQCR_BFCDIV8  0x0028        /*    5 - * 1/8 */
355 27c7ca7e bellard
356 27c7ca7e bellard
#define SH7750_FRQCR_PFC      0x0007        /* Peripheral module clock frequency
357 27c7ca7e bellard
                                           division ratio: */
358 27c7ca7e bellard
#define SH7750_FRQCR_PFCDIV2  0x0000        /*    0 - * 1/2 */
359 27c7ca7e bellard
#define SH7750_FRQCR_PFCDIV3  0x0001        /*    1 - * 1/3 */
360 27c7ca7e bellard
#define SH7750_FRQCR_PFCDIV4  0x0002        /*    2 - * 1/4 */
361 27c7ca7e bellard
#define SH7750_FRQCR_PFCDIV6  0x0003        /*    3 - * 1/6 */
362 27c7ca7e bellard
#define SH7750_FRQCR_PFCDIV8  0x0004        /*    4 - * 1/8 */
363 27c7ca7e bellard
364 27c7ca7e bellard
/*
365 27c7ca7e bellard
 * Watchdog Timer (WDT)
366 27c7ca7e bellard
 */
367 27c7ca7e bellard
368 27c7ca7e bellard
/* Watchdog Timer Counter register - WTCNT */
369 27c7ca7e bellard
#define SH7750_WTCNT_REGOFS   0xC00008        /* offset */
370 27c7ca7e bellard
#define SH7750_WTCNT          SH7750_P4_REG32(SH7750_WTCNT_REGOFS)
371 27c7ca7e bellard
#define SH7750_WTCNT_A7       SH7750_A7_REG32(SH7750_WTCNT_REGOFS)
372 27c7ca7e bellard
#define SH7750_WTCNT_KEY      0x5A00        /* When WTCNT byte register written,
373 27c7ca7e bellard
                                           you have to set the upper byte to
374 27c7ca7e bellard
                                           0x5A */
375 27c7ca7e bellard
376 27c7ca7e bellard
/* Watchdog Timer Control/Status register - WTCSR */
377 27c7ca7e bellard
#define SH7750_WTCSR_REGOFS   0xC0000C        /* offset */
378 27c7ca7e bellard
#define SH7750_WTCSR          SH7750_P4_REG32(SH7750_WTCSR_REGOFS)
379 27c7ca7e bellard
#define SH7750_WTCSR_A7       SH7750_A7_REG32(SH7750_WTCSR_REGOFS)
380 27c7ca7e bellard
#define SH7750_WTCSR_KEY      0xA500        /* When WTCSR byte register written,
381 27c7ca7e bellard
                                           you have to set the upper byte to
382 27c7ca7e bellard
                                           0xA5 */
383 27c7ca7e bellard
#define SH7750_WTCSR_TME      0x80        /* Timer enable (1-upcount start) */
384 27c7ca7e bellard
#define SH7750_WTCSR_MODE     0x40        /* Timer Mode Select: */
385 27c7ca7e bellard
#define SH7750_WTCSR_MODE_WT  0x40        /*    Watchdog Timer Mode */
386 27c7ca7e bellard
#define SH7750_WTCSR_MODE_IT  0x00        /*    Interval Timer Mode */
387 27c7ca7e bellard
#define SH7750_WTCSR_RSTS     0x20        /* Reset Select: */
388 27c7ca7e bellard
#define SH7750_WTCSR_RST_MAN  0x20        /*    Manual Reset */
389 27c7ca7e bellard
#define SH7750_WTCSR_RST_PWR  0x00        /*    Power-on Reset */
390 27c7ca7e bellard
#define SH7750_WTCSR_WOVF     0x10        /* Watchdog Timer Overflow Flag */
391 27c7ca7e bellard
#define SH7750_WTCSR_IOVF     0x08        /* Interval Timer Overflow Flag */
392 27c7ca7e bellard
#define SH7750_WTCSR_CKS      0x07        /* Clock Select: */
393 27c7ca7e bellard
#define SH7750_WTCSR_CKS_DIV32   0x00        /*   1/32 of frequency divider 2 input */
394 27c7ca7e bellard
#define SH7750_WTCSR_CKS_DIV64   0x01        /*   1/64 */
395 27c7ca7e bellard
#define SH7750_WTCSR_CKS_DIV128  0x02        /*   1/128 */
396 27c7ca7e bellard
#define SH7750_WTCSR_CKS_DIV256  0x03        /*   1/256 */
397 27c7ca7e bellard
#define SH7750_WTCSR_CKS_DIV512  0x04        /*   1/512 */
398 27c7ca7e bellard
#define SH7750_WTCSR_CKS_DIV1024 0x05        /*   1/1024 */
399 27c7ca7e bellard
#define SH7750_WTCSR_CKS_DIV2048 0x06        /*   1/2048 */
400 27c7ca7e bellard
#define SH7750_WTCSR_CKS_DIV4096 0x07        /*   1/4096 */
401 27c7ca7e bellard
402 27c7ca7e bellard
/*
403 27c7ca7e bellard
 * Real-Time Clock (RTC)
404 27c7ca7e bellard
 */
405 27c7ca7e bellard
/* 64-Hz Counter Register (byte, read-only) - R64CNT */
406 27c7ca7e bellard
#define SH7750_R64CNT_REGOFS  0xC80000        /* offset */
407 27c7ca7e bellard
#define SH7750_R64CNT         SH7750_P4_REG32(SH7750_R64CNT_REGOFS)
408 27c7ca7e bellard
#define SH7750_R64CNT_A7      SH7750_A7_REG32(SH7750_R64CNT_REGOFS)
409 27c7ca7e bellard
410 27c7ca7e bellard
/* Second Counter Register (byte, BCD-coded) - RSECCNT */
411 27c7ca7e bellard
#define SH7750_RSECCNT_REGOFS 0xC80004        /* offset */
412 27c7ca7e bellard
#define SH7750_RSECCNT        SH7750_P4_REG32(SH7750_RSECCNT_REGOFS)
413 27c7ca7e bellard
#define SH7750_RSECCNT_A7     SH7750_A7_REG32(SH7750_RSECCNT_REGOFS)
414 27c7ca7e bellard
415 27c7ca7e bellard
/* Minute Counter Register (byte, BCD-coded) - RMINCNT */
416 27c7ca7e bellard
#define SH7750_RMINCNT_REGOFS 0xC80008        /* offset */
417 27c7ca7e bellard
#define SH7750_RMINCNT        SH7750_P4_REG32(SH7750_RMINCNT_REGOFS)
418 27c7ca7e bellard
#define SH7750_RMINCNT_A7     SH7750_A7_REG32(SH7750_RMINCNT_REGOFS)
419 27c7ca7e bellard
420 27c7ca7e bellard
/* Hour Counter Register (byte, BCD-coded) - RHRCNT */
421 27c7ca7e bellard
#define SH7750_RHRCNT_REGOFS  0xC8000C        /* offset */
422 27c7ca7e bellard
#define SH7750_RHRCNT         SH7750_P4_REG32(SH7750_RHRCNT_REGOFS)
423 27c7ca7e bellard
#define SH7750_RHRCNT_A7      SH7750_A7_REG32(SH7750_RHRCNT_REGOFS)
424 27c7ca7e bellard
425 27c7ca7e bellard
/* Day-of-Week Counter Register (byte) - RWKCNT */
426 27c7ca7e bellard
#define SH7750_RWKCNT_REGOFS  0xC80010        /* offset */
427 27c7ca7e bellard
#define SH7750_RWKCNT         SH7750_P4_REG32(SH7750_RWKCNT_REGOFS)
428 27c7ca7e bellard
#define SH7750_RWKCNT_A7      SH7750_A7_REG32(SH7750_RWKCNT_REGOFS)
429 27c7ca7e bellard
430 27c7ca7e bellard
#define SH7750_RWKCNT_SUN     0        /* Sunday */
431 27c7ca7e bellard
#define SH7750_RWKCNT_MON     1        /* Monday */
432 27c7ca7e bellard
#define SH7750_RWKCNT_TUE     2        /* Tuesday */
433 27c7ca7e bellard
#define SH7750_RWKCNT_WED     3        /* Wednesday */
434 27c7ca7e bellard
#define SH7750_RWKCNT_THU     4        /* Thursday */
435 27c7ca7e bellard
#define SH7750_RWKCNT_FRI     5        /* Friday */
436 27c7ca7e bellard
#define SH7750_RWKCNT_SAT     6        /* Saturday */
437 27c7ca7e bellard
438 27c7ca7e bellard
/* Day Counter Register (byte, BCD-coded) - RDAYCNT */
439 27c7ca7e bellard
#define SH7750_RDAYCNT_REGOFS 0xC80014        /* offset */
440 27c7ca7e bellard
#define SH7750_RDAYCNT        SH7750_P4_REG32(SH7750_RDAYCNT_REGOFS)
441 27c7ca7e bellard
#define SH7750_RDAYCNT_A7     SH7750_A7_REG32(SH7750_RDAYCNT_REGOFS)
442 27c7ca7e bellard
443 27c7ca7e bellard
/* Month Counter Register (byte, BCD-coded) - RMONCNT */
444 27c7ca7e bellard
#define SH7750_RMONCNT_REGOFS 0xC80018        /* offset */
445 27c7ca7e bellard
#define SH7750_RMONCNT        SH7750_P4_REG32(SH7750_RMONCNT_REGOFS)
446 27c7ca7e bellard
#define SH7750_RMONCNT_A7     SH7750_A7_REG32(SH7750_RMONCNT_REGOFS)
447 27c7ca7e bellard
448 27c7ca7e bellard
/* Year Counter Register (half, BCD-coded) - RYRCNT */
449 27c7ca7e bellard
#define SH7750_RYRCNT_REGOFS  0xC8001C        /* offset */
450 27c7ca7e bellard
#define SH7750_RYRCNT         SH7750_P4_REG32(SH7750_RYRCNT_REGOFS)
451 27c7ca7e bellard
#define SH7750_RYRCNT_A7      SH7750_A7_REG32(SH7750_RYRCNT_REGOFS)
452 27c7ca7e bellard
453 27c7ca7e bellard
/* Second Alarm Register (byte, BCD-coded) - RSECAR */
454 27c7ca7e bellard
#define SH7750_RSECAR_REGOFS  0xC80020        /* offset */
455 27c7ca7e bellard
#define SH7750_RSECAR         SH7750_P4_REG32(SH7750_RSECAR_REGOFS)
456 27c7ca7e bellard
#define SH7750_RSECAR_A7      SH7750_A7_REG32(SH7750_RSECAR_REGOFS)
457 27c7ca7e bellard
#define SH7750_RSECAR_ENB     0x80        /* Second Alarm Enable */
458 27c7ca7e bellard
459 27c7ca7e bellard
/* Minute Alarm Register (byte, BCD-coded) - RMINAR */
460 27c7ca7e bellard
#define SH7750_RMINAR_REGOFS  0xC80024        /* offset */
461 27c7ca7e bellard
#define SH7750_RMINAR         SH7750_P4_REG32(SH7750_RMINAR_REGOFS)
462 27c7ca7e bellard
#define SH7750_RMINAR_A7      SH7750_A7_REG32(SH7750_RMINAR_REGOFS)
463 27c7ca7e bellard
#define SH7750_RMINAR_ENB     0x80        /* Minute Alarm Enable */
464 27c7ca7e bellard
465 27c7ca7e bellard
/* Hour Alarm Register (byte, BCD-coded) - RHRAR */
466 27c7ca7e bellard
#define SH7750_RHRAR_REGOFS   0xC80028        /* offset */
467 27c7ca7e bellard
#define SH7750_RHRAR          SH7750_P4_REG32(SH7750_RHRAR_REGOFS)
468 27c7ca7e bellard
#define SH7750_RHRAR_A7       SH7750_A7_REG32(SH7750_RHRAR_REGOFS)
469 27c7ca7e bellard
#define SH7750_RHRAR_ENB      0x80        /* Hour Alarm Enable */
470 27c7ca7e bellard
471 27c7ca7e bellard
/* Day-of-Week Alarm Register (byte) - RWKAR */
472 27c7ca7e bellard
#define SH7750_RWKAR_REGOFS   0xC8002C        /* offset */
473 27c7ca7e bellard
#define SH7750_RWKAR          SH7750_P4_REG32(SH7750_RWKAR_REGOFS)
474 27c7ca7e bellard
#define SH7750_RWKAR_A7       SH7750_A7_REG32(SH7750_RWKAR_REGOFS)
475 27c7ca7e bellard
#define SH7750_RWKAR_ENB      0x80        /* Day-of-week Alarm Enable */
476 27c7ca7e bellard
477 27c7ca7e bellard
#define SH7750_RWKAR_SUN      0        /* Sunday */
478 27c7ca7e bellard
#define SH7750_RWKAR_MON      1        /* Monday */
479 27c7ca7e bellard
#define SH7750_RWKAR_TUE      2        /* Tuesday */
480 27c7ca7e bellard
#define SH7750_RWKAR_WED      3        /* Wednesday */
481 27c7ca7e bellard
#define SH7750_RWKAR_THU      4        /* Thursday */
482 27c7ca7e bellard
#define SH7750_RWKAR_FRI      5        /* Friday */
483 27c7ca7e bellard
#define SH7750_RWKAR_SAT      6        /* Saturday */
484 27c7ca7e bellard
485 27c7ca7e bellard
/* Day Alarm Register (byte, BCD-coded) - RDAYAR */
486 27c7ca7e bellard
#define SH7750_RDAYAR_REGOFS  0xC80030        /* offset */
487 27c7ca7e bellard
#define SH7750_RDAYAR         SH7750_P4_REG32(SH7750_RDAYAR_REGOFS)
488 27c7ca7e bellard
#define SH7750_RDAYAR_A7      SH7750_A7_REG32(SH7750_RDAYAR_REGOFS)
489 27c7ca7e bellard
#define SH7750_RDAYAR_ENB     0x80        /* Day Alarm Enable */
490 27c7ca7e bellard
491 27c7ca7e bellard
/* Month Counter Register (byte, BCD-coded) - RMONAR */
492 27c7ca7e bellard
#define SH7750_RMONAR_REGOFS  0xC80034        /* offset */
493 27c7ca7e bellard
#define SH7750_RMONAR         SH7750_P4_REG32(SH7750_RMONAR_REGOFS)
494 27c7ca7e bellard
#define SH7750_RMONAR_A7      SH7750_A7_REG32(SH7750_RMONAR_REGOFS)
495 27c7ca7e bellard
#define SH7750_RMONAR_ENB     0x80        /* Month Alarm Enable */
496 27c7ca7e bellard
497 27c7ca7e bellard
/* RTC Control Register 1 (byte) - RCR1 */
498 27c7ca7e bellard
#define SH7750_RCR1_REGOFS    0xC80038        /* offset */
499 27c7ca7e bellard
#define SH7750_RCR1           SH7750_P4_REG32(SH7750_RCR1_REGOFS)
500 27c7ca7e bellard
#define SH7750_RCR1_A7        SH7750_A7_REG32(SH7750_RCR1_REGOFS)
501 27c7ca7e bellard
#define SH7750_RCR1_CF        0x80        /* Carry Flag */
502 27c7ca7e bellard
#define SH7750_RCR1_CIE       0x10        /* Carry Interrupt Enable */
503 27c7ca7e bellard
#define SH7750_RCR1_AIE       0x08        /* Alarm Interrupt Enable */
504 27c7ca7e bellard
#define SH7750_RCR1_AF        0x01        /* Alarm Flag */
505 27c7ca7e bellard
506 27c7ca7e bellard
/* RTC Control Register 2 (byte) - RCR2 */
507 27c7ca7e bellard
#define SH7750_RCR2_REGOFS    0xC8003C        /* offset */
508 27c7ca7e bellard
#define SH7750_RCR2           SH7750_P4_REG32(SH7750_RCR2_REGOFS)
509 27c7ca7e bellard
#define SH7750_RCR2_A7        SH7750_A7_REG32(SH7750_RCR2_REGOFS)
510 27c7ca7e bellard
#define SH7750_RCR2_PEF        0x80        /* Periodic Interrupt Flag */
511 27c7ca7e bellard
#define SH7750_RCR2_PES        0x70        /* Periodic Interrupt Enable: */
512 27c7ca7e bellard
#define SH7750_RCR2_PES_DIS    0x00        /*   Periodic Interrupt Disabled */
513 27c7ca7e bellard
#define SH7750_RCR2_PES_DIV256 0x10        /*   Generated at 1/256 sec interval */
514 27c7ca7e bellard
#define SH7750_RCR2_PES_DIV64  0x20        /*   Generated at 1/64 sec interval */
515 27c7ca7e bellard
#define SH7750_RCR2_PES_DIV16  0x30        /*   Generated at 1/16 sec interval */
516 27c7ca7e bellard
#define SH7750_RCR2_PES_DIV4   0x40        /*   Generated at 1/4 sec interval */
517 27c7ca7e bellard
#define SH7750_RCR2_PES_DIV2   0x50        /*   Generated at 1/2 sec interval */
518 27c7ca7e bellard
#define SH7750_RCR2_PES_x1     0x60        /*   Generated at 1 sec interval */
519 27c7ca7e bellard
#define SH7750_RCR2_PES_x2     0x70        /*   Generated at 2 sec interval */
520 27c7ca7e bellard
#define SH7750_RCR2_RTCEN      0x08        /* RTC Crystal Oscillator is Operated */
521 27c7ca7e bellard
#define SH7750_RCR2_ADJ        0x04        /* 30-Second Adjastment */
522 27c7ca7e bellard
#define SH7750_RCR2_RESET      0x02        /* Frequency divider circuits are reset */
523 27c7ca7e bellard
#define SH7750_RCR2_START      0x01        /* 0 - sec, min, hr, day-of-week, month,
524 27c7ca7e bellard
                                           year counters are stopped
525 27c7ca7e bellard
                                           1 - sec, min, hr, day-of-week, month,
526 27c7ca7e bellard
                                           year counters operate normally */
527 27c7ca7e bellard
/*
528 27c7ca7e bellard
 * Bus State Controller - BSC
529 27c7ca7e bellard
 */
530 27c7ca7e bellard
/* Bus Control Register 1 - BCR1 */
531 27c7ca7e bellard
#define SH7750_BCR1_REGOFS    0x800000        /* offset */
532 27c7ca7e bellard
#define SH7750_BCR1           SH7750_P4_REG32(SH7750_BCR1_REGOFS)
533 27c7ca7e bellard
#define SH7750_BCR1_A7        SH7750_A7_REG32(SH7750_BCR1_REGOFS)
534 27c7ca7e bellard
#define SH7750_BCR1_ENDIAN    0x80000000        /* Endianness (1 - little endian) */
535 27c7ca7e bellard
#define SH7750_BCR1_MASTER    0x40000000        /* Master/Slave mode (1-master) */
536 27c7ca7e bellard
#define SH7750_BCR1_A0MPX     0x20000000        /* Area 0 Memory Type (0-SRAM,1-MPX) */
537 27c7ca7e bellard
#define SH7750_BCR1_IPUP      0x02000000        /* Input Pin Pull-up Control:
538 27c7ca7e bellard
                                                   0 - pull-up resistor is on for
539 27c7ca7e bellard
                                                   control input pins
540 27c7ca7e bellard
                                                   1 - pull-up resistor is off */
541 27c7ca7e bellard
#define SH7750_BCR1_OPUP      0x01000000        /* Output Pin Pull-up Control:
542 27c7ca7e bellard
                                                   0 - pull-up resistor is on for
543 27c7ca7e bellard
                                                   control output pins
544 27c7ca7e bellard
                                                   1 - pull-up resistor is off */
545 27c7ca7e bellard
#define SH7750_BCR1_A1MBC     0x00200000        /* Area 1 SRAM Byte Control Mode:
546 27c7ca7e bellard
                                                   0 - Area 1 SRAM is set to
547 27c7ca7e bellard
                                                   normal mode
548 27c7ca7e bellard
                                                   1 - Area 1 SRAM is set to byte
549 27c7ca7e bellard
                                                   control mode */
550 27c7ca7e bellard
#define SH7750_BCR1_A4MBC     0x00100000        /* Area 4 SRAM Byte Control Mode:
551 27c7ca7e bellard
                                                   0 - Area 4 SRAM is set to
552 27c7ca7e bellard
                                                   normal mode
553 27c7ca7e bellard
                                                   1 - Area 4 SRAM is set to byte
554 27c7ca7e bellard
                                                   control mode */
555 27c7ca7e bellard
#define SH7750_BCR1_BREQEN    0x00080000        /* BREQ Enable:
556 27c7ca7e bellard
                                                   0 - External requests are  not
557 27c7ca7e bellard
                                                   accepted
558 5fafdf24 ths
                                                   1 - External requests are
559 27c7ca7e bellard
                                                   accepted */
560 27c7ca7e bellard
#define SH7750_BCR1_PSHR      0x00040000        /* Partial Sharing Bit:
561 27c7ca7e bellard
                                                   0 - Master Mode
562 27c7ca7e bellard
                                                   1 - Partial-sharing Mode */
563 27c7ca7e bellard
#define SH7750_BCR1_MEMMPX    0x00020000        /* Area 1 to 6 MPX Interface:
564 27c7ca7e bellard
                                                   0 - SRAM/burst ROM interface
565 27c7ca7e bellard
                                                   1 - MPX interface */
566 27c7ca7e bellard
#define SH7750_BCR1_HIZMEM    0x00008000        /* High Impendance Control. Specifies
567 27c7ca7e bellard
                                                   the state of A[25:0], BS\, CSn\,
568 27c7ca7e bellard
                                                   RD/WR\, CE2A\, CE2B\ in standby
569 27c7ca7e bellard
                                                   mode and when bus is released:
570 27c7ca7e bellard
                                                   0 - signals go to High-Z mode
571 27c7ca7e bellard
                                                   1 - signals driven */
572 27c7ca7e bellard
#define SH7750_BCR1_HIZCNT    0x00004000        /* High Impendance Control. Specifies
573 27c7ca7e bellard
                                                   the state of the RAS\, RAS2\, WEn\,
574 27c7ca7e bellard
                                                   CASn\, DQMn, RD\, CASS\, FRAME\,
575 27c7ca7e bellard
                                                   RD2\ signals in standby mode and
576 27c7ca7e bellard
                                                   when bus is released:
577 27c7ca7e bellard
                                                   0 - signals go to High-Z mode
578 27c7ca7e bellard
                                                   1 - signals driven */
579 27c7ca7e bellard
#define SH7750_BCR1_A0BST     0x00003800        /* Area 0 Burst ROM Control */
580 27c7ca7e bellard
#define SH7750_BCR1_A0BST_SRAM    0x0000        /*   Area 0 accessed as SRAM i/f */
581 27c7ca7e bellard
#define SH7750_BCR1_A0BST_ROM4    0x0800        /*   Area 0 accessed as burst ROM
582 27c7ca7e bellard
                                                   interface, 4 cosequtive access */
583 27c7ca7e bellard
#define SH7750_BCR1_A0BST_ROM8    0x1000        /*   Area 0 accessed as burst ROM
584 27c7ca7e bellard
                                                   interface, 8 cosequtive access */
585 27c7ca7e bellard
#define SH7750_BCR1_A0BST_ROM16   0x1800        /*   Area 0 accessed as burst ROM
586 27c7ca7e bellard
                                                   interface, 16 cosequtive access */
587 27c7ca7e bellard
#define SH7750_BCR1_A0BST_ROM32   0x2000        /*   Area 0 accessed as burst ROM
588 27c7ca7e bellard
                                                   interface, 32 cosequtive access */
589 27c7ca7e bellard
590 27c7ca7e bellard
#define SH7750_BCR1_A5BST     0x00000700        /* Area 5 Burst ROM Control */
591 27c7ca7e bellard
#define SH7750_BCR1_A5BST_SRAM    0x0000        /*   Area 5 accessed as SRAM i/f */
592 27c7ca7e bellard
#define SH7750_BCR1_A5BST_ROM4    0x0100        /*   Area 5 accessed as burst ROM
593 27c7ca7e bellard
                                                   interface, 4 cosequtive access */
594 27c7ca7e bellard
#define SH7750_BCR1_A5BST_ROM8    0x0200        /*   Area 5 accessed as burst ROM
595 27c7ca7e bellard
                                                   interface, 8 cosequtive access */
596 27c7ca7e bellard
#define SH7750_BCR1_A5BST_ROM16   0x0300        /*   Area 5 accessed as burst ROM
597 27c7ca7e bellard
                                                   interface, 16 cosequtive access */
598 27c7ca7e bellard
#define SH7750_BCR1_A5BST_ROM32   0x0400        /*   Area 5 accessed as burst ROM
599 27c7ca7e bellard
                                                   interface, 32 cosequtive access */
600 27c7ca7e bellard
601 27c7ca7e bellard
#define SH7750_BCR1_A6BST     0x000000E0        /* Area 6 Burst ROM Control */
602 27c7ca7e bellard
#define SH7750_BCR1_A6BST_SRAM    0x0000        /*   Area 6 accessed as SRAM i/f */
603 27c7ca7e bellard
#define SH7750_BCR1_A6BST_ROM4    0x0020        /*   Area 6 accessed as burst ROM
604 27c7ca7e bellard
                                                   interface, 4 cosequtive access */
605 27c7ca7e bellard
#define SH7750_BCR1_A6BST_ROM8    0x0040        /*   Area 6 accessed as burst ROM
606 27c7ca7e bellard
                                                   interface, 8 cosequtive access */
607 27c7ca7e bellard
#define SH7750_BCR1_A6BST_ROM16   0x0060        /*   Area 6 accessed as burst ROM
608 27c7ca7e bellard
                                                   interface, 16 cosequtive access */
609 27c7ca7e bellard
#define SH7750_BCR1_A6BST_ROM32   0x0080        /*   Area 6 accessed as burst ROM
610 27c7ca7e bellard
                                                   interface, 32 cosequtive access */
611 27c7ca7e bellard
612 27c7ca7e bellard
#define SH7750_BCR1_DRAMTP        0x001C        /* Area 2 and 3 Memory Type */
613 27c7ca7e bellard
#define SH7750_BCR1_DRAMTP_2SRAM_3SRAM   0x0000        /* Area 2 and 3 are SRAM or MPX
614 27c7ca7e bellard
                                                   interface. */
615 27c7ca7e bellard
#define SH7750_BCR1_DRAMTP_2SRAM_3SDRAM  0x0008        /* Area 2 - SRAM/MPX, Area 3 -
616 27c7ca7e bellard
                                                   synchronous DRAM */
617 27c7ca7e bellard
#define SH7750_BCR1_DRAMTP_2SDRAM_3SDRAM 0x000C        /* Area 2 and 3 are synchronous
618 27c7ca7e bellard
                                                   DRAM interface */
619 27c7ca7e bellard
#define SH7750_BCR1_DRAMTP_2SRAM_3DRAM   0x0010        /* Area 2 - SRAM/MPX, Area 3 -
620 27c7ca7e bellard
                                                   DRAM interface */
621 27c7ca7e bellard
#define SH7750_BCR1_DRAMTP_2DRAM_3DRAM   0x0014        /* Area 2 and 3 are DRAM
622 27c7ca7e bellard
                                                   interface */
623 27c7ca7e bellard
624 27c7ca7e bellard
#define SH7750_BCR1_A56PCM    0x00000001        /* Area 5 and 6 Bus Type:
625 27c7ca7e bellard
                                                   0 - SRAM interface
626 27c7ca7e bellard
                                                   1 - PCMCIA interface */
627 27c7ca7e bellard
628 27c7ca7e bellard
/* Bus Control Register 2 (half) - BCR2 */
629 27c7ca7e bellard
#define SH7750_BCR2_REGOFS    0x800004        /* offset */
630 27c7ca7e bellard
#define SH7750_BCR2           SH7750_P4_REG32(SH7750_BCR2_REGOFS)
631 27c7ca7e bellard
#define SH7750_BCR2_A7        SH7750_A7_REG32(SH7750_BCR2_REGOFS)
632 27c7ca7e bellard
633 27c7ca7e bellard
#define SH7750_BCR2_A0SZ      0xC000        /* Area 0 Bus Width */
634 27c7ca7e bellard
#define SH7750_BCR2_A0SZ_S    14
635 27c7ca7e bellard
#define SH7750_BCR2_A6SZ      0x3000        /* Area 6 Bus Width */
636 27c7ca7e bellard
#define SH7750_BCR2_A6SZ_S    12
637 27c7ca7e bellard
#define SH7750_BCR2_A5SZ      0x0C00        /* Area 5 Bus Width */
638 27c7ca7e bellard
#define SH7750_BCR2_A5SZ_S    10
639 27c7ca7e bellard
#define SH7750_BCR2_A4SZ      0x0300        /* Area 4 Bus Width */
640 27c7ca7e bellard
#define SH7750_BCR2_A4SZ_S    8
641 27c7ca7e bellard
#define SH7750_BCR2_A3SZ      0x00C0        /* Area 3 Bus Width */
642 27c7ca7e bellard
#define SH7750_BCR2_A3SZ_S    6
643 27c7ca7e bellard
#define SH7750_BCR2_A2SZ      0x0030        /* Area 2 Bus Width */
644 27c7ca7e bellard
#define SH7750_BCR2_A2SZ_S    4
645 27c7ca7e bellard
#define SH7750_BCR2_A1SZ      0x000C        /* Area 1 Bus Width */
646 27c7ca7e bellard
#define SH7750_BCR2_A1SZ_S    2
647 27c7ca7e bellard
#define SH7750_BCR2_SZ_64     0        /* 64 bits */
648 27c7ca7e bellard
#define SH7750_BCR2_SZ_8      1        /* 8 bits */
649 27c7ca7e bellard
#define SH7750_BCR2_SZ_16     2        /* 16 bits */
650 27c7ca7e bellard
#define SH7750_BCR2_SZ_32     3        /* 32 bits */
651 27c7ca7e bellard
#define SH7750_BCR2_PORTEN    0x0001        /* Port Function Enable :
652 27c7ca7e bellard
                                           0 - D51-D32 are not used as a port
653 27c7ca7e bellard
                                           1 - D51-D32 are used as a port */
654 27c7ca7e bellard
655 27c7ca7e bellard
/* Wait Control Register 1 - WCR1 */
656 27c7ca7e bellard
#define SH7750_WCR1_REGOFS    0x800008        /* offset */
657 27c7ca7e bellard
#define SH7750_WCR1           SH7750_P4_REG32(SH7750_WCR1_REGOFS)
658 27c7ca7e bellard
#define SH7750_WCR1_A7        SH7750_A7_REG32(SH7750_WCR1_REGOFS)
659 27c7ca7e bellard
#define SH7750_WCR1_DMAIW     0x70000000        /* DACK Device Inter-Cycle Idle
660 27c7ca7e bellard
                                                   specification */
661 27c7ca7e bellard
#define SH7750_WCR1_DMAIW_S   28
662 27c7ca7e bellard
#define SH7750_WCR1_A6IW      0x07000000        /* Area 6 Inter-Cycle Idle spec. */
663 27c7ca7e bellard
#define SH7750_WCR1_A6IW_S    24
664 27c7ca7e bellard
#define SH7750_WCR1_A5IW      0x00700000        /* Area 5 Inter-Cycle Idle spec. */
665 27c7ca7e bellard
#define SH7750_WCR1_A5IW_S    20
666 27c7ca7e bellard
#define SH7750_WCR1_A4IW      0x00070000        /* Area 4 Inter-Cycle Idle spec. */
667 27c7ca7e bellard
#define SH7750_WCR1_A4IW_S    16
668 27c7ca7e bellard
#define SH7750_WCR1_A3IW      0x00007000        /* Area 3 Inter-Cycle Idle spec. */
669 27c7ca7e bellard
#define SH7750_WCR1_A3IW_S    12
670 27c7ca7e bellard
#define SH7750_WCR1_A2IW      0x00000700        /* Area 2 Inter-Cycle Idle spec. */
671 27c7ca7e bellard
#define SH7750_WCR1_A2IW_S    8
672 27c7ca7e bellard
#define SH7750_WCR1_A1IW      0x00000070        /* Area 1 Inter-Cycle Idle spec. */
673 27c7ca7e bellard
#define SH7750_WCR1_A1IW_S    4
674 27c7ca7e bellard
#define SH7750_WCR1_A0IW      0x00000007        /* Area 0 Inter-Cycle Idle spec. */
675 27c7ca7e bellard
#define SH7750_WCR1_A0IW_S    0
676 27c7ca7e bellard
677 27c7ca7e bellard
/* Wait Control Register 2 - WCR2 */
678 27c7ca7e bellard
#define SH7750_WCR2_REGOFS    0x80000C        /* offset */
679 27c7ca7e bellard
#define SH7750_WCR2           SH7750_P4_REG32(SH7750_WCR2_REGOFS)
680 27c7ca7e bellard
#define SH7750_WCR2_A7        SH7750_A7_REG32(SH7750_WCR2_REGOFS)
681 27c7ca7e bellard
682 27c7ca7e bellard
#define SH7750_WCR2_A6W       0xE0000000        /* Area 6 Wait Control */
683 27c7ca7e bellard
#define SH7750_WCR2_A6W_S     29
684 27c7ca7e bellard
#define SH7750_WCR2_A6B       0x1C000000        /* Area 6 Burst Pitch */
685 27c7ca7e bellard
#define SH7750_WCR2_A6B_S     26
686 27c7ca7e bellard
#define SH7750_WCR2_A5W       0x03800000        /* Area 5 Wait Control */
687 27c7ca7e bellard
#define SH7750_WCR2_A5W_S     23
688 27c7ca7e bellard
#define SH7750_WCR2_A5B       0x00700000        /* Area 5 Burst Pitch */
689 27c7ca7e bellard
#define SH7750_WCR2_A5B_S     20
690 27c7ca7e bellard
#define SH7750_WCR2_A4W       0x000E0000        /* Area 4 Wait Control */
691 27c7ca7e bellard
#define SH7750_WCR2_A4W_S     17
692 27c7ca7e bellard
#define SH7750_WCR2_A3W       0x0000E000        /* Area 3 Wait Control */
693 27c7ca7e bellard
#define SH7750_WCR2_A3W_S     13
694 27c7ca7e bellard
#define SH7750_WCR2_A2W       0x00000E00        /* Area 2 Wait Control */
695 27c7ca7e bellard
#define SH7750_WCR2_A2W_S     9
696 27c7ca7e bellard
#define SH7750_WCR2_A1W       0x000001C0        /* Area 1 Wait Control */
697 27c7ca7e bellard
#define SH7750_WCR2_A1W_S     6
698 27c7ca7e bellard
#define SH7750_WCR2_A0W       0x00000038        /* Area 0 Wait Control */
699 27c7ca7e bellard
#define SH7750_WCR2_A0W_S     3
700 27c7ca7e bellard
#define SH7750_WCR2_A0B       0x00000007        /* Area 0 Burst Pitch */
701 27c7ca7e bellard
#define SH7750_WCR2_A0B_S     0
702 27c7ca7e bellard
703 27c7ca7e bellard
#define SH7750_WCR2_WS0       0        /* 0 wait states inserted */
704 27c7ca7e bellard
#define SH7750_WCR2_WS1       1        /* 1 wait states inserted */
705 27c7ca7e bellard
#define SH7750_WCR2_WS2       2        /* 2 wait states inserted */
706 27c7ca7e bellard
#define SH7750_WCR2_WS3       3        /* 3 wait states inserted */
707 27c7ca7e bellard
#define SH7750_WCR2_WS6       4        /* 6 wait states inserted */
708 27c7ca7e bellard
#define SH7750_WCR2_WS9       5        /* 9 wait states inserted */
709 27c7ca7e bellard
#define SH7750_WCR2_WS12      6        /* 12 wait states inserted */
710 27c7ca7e bellard
#define SH7750_WCR2_WS15      7        /* 15 wait states inserted */
711 27c7ca7e bellard
712 27c7ca7e bellard
#define SH7750_WCR2_BPWS0     0        /* 0 wait states inserted from 2nd access */
713 27c7ca7e bellard
#define SH7750_WCR2_BPWS1     1        /* 1 wait states inserted from 2nd access */
714 27c7ca7e bellard
#define SH7750_WCR2_BPWS2     2        /* 2 wait states inserted from 2nd access */
715 27c7ca7e bellard
#define SH7750_WCR2_BPWS3     3        /* 3 wait states inserted from 2nd access */
716 27c7ca7e bellard
#define SH7750_WCR2_BPWS4     4        /* 4 wait states inserted from 2nd access */
717 27c7ca7e bellard
#define SH7750_WCR2_BPWS5     5        /* 5 wait states inserted from 2nd access */
718 27c7ca7e bellard
#define SH7750_WCR2_BPWS6     6        /* 6 wait states inserted from 2nd access */
719 27c7ca7e bellard
#define SH7750_WCR2_BPWS7     7        /* 7 wait states inserted from 2nd access */
720 27c7ca7e bellard
721 27c7ca7e bellard
/* DRAM CAS\ Assertion Delay (area 3,2) */
722 27c7ca7e bellard
#define SH7750_WCR2_DRAM_CAS_ASW1   0        /* 1 cycle */
723 27c7ca7e bellard
#define SH7750_WCR2_DRAM_CAS_ASW2   1        /* 2 cycles */
724 27c7ca7e bellard
#define SH7750_WCR2_DRAM_CAS_ASW3   2        /* 3 cycles */
725 27c7ca7e bellard
#define SH7750_WCR2_DRAM_CAS_ASW4   3        /* 4 cycles */
726 27c7ca7e bellard
#define SH7750_WCR2_DRAM_CAS_ASW7   4        /* 7 cycles */
727 27c7ca7e bellard
#define SH7750_WCR2_DRAM_CAS_ASW10  5        /* 10 cycles */
728 27c7ca7e bellard
#define SH7750_WCR2_DRAM_CAS_ASW13  6        /* 13 cycles */
729 27c7ca7e bellard
#define SH7750_WCR2_DRAM_CAS_ASW16  7        /* 16 cycles */
730 27c7ca7e bellard
731 27c7ca7e bellard
/* SDRAM CAS\ Latency Cycles */
732 27c7ca7e bellard
#define SH7750_WCR2_SDRAM_CAS_LAT1  1        /* 1 cycle */
733 27c7ca7e bellard
#define SH7750_WCR2_SDRAM_CAS_LAT2  2        /* 2 cycles */
734 27c7ca7e bellard
#define SH7750_WCR2_SDRAM_CAS_LAT3  3        /* 3 cycles */
735 27c7ca7e bellard
#define SH7750_WCR2_SDRAM_CAS_LAT4  4        /* 4 cycles */
736 27c7ca7e bellard
#define SH7750_WCR2_SDRAM_CAS_LAT5  5        /* 5 cycles */
737 27c7ca7e bellard
738 27c7ca7e bellard
/* Wait Control Register 3 - WCR3 */
739 27c7ca7e bellard
#define SH7750_WCR3_REGOFS    0x800010        /* offset */
740 27c7ca7e bellard
#define SH7750_WCR3           SH7750_P4_REG32(SH7750_WCR3_REGOFS)
741 27c7ca7e bellard
#define SH7750_WCR3_A7        SH7750_A7_REG32(SH7750_WCR3_REGOFS)
742 27c7ca7e bellard
743 27c7ca7e bellard
#define SH7750_WCR3_A6S       0x04000000        /* Area 6 Write Strobe Setup time */
744 27c7ca7e bellard
#define SH7750_WCR3_A6H       0x03000000        /* Area 6 Data Hold Time */
745 27c7ca7e bellard
#define SH7750_WCR3_A6H_S     24
746 27c7ca7e bellard
#define SH7750_WCR3_A5S       0x00400000        /* Area 5 Write Strobe Setup time */
747 27c7ca7e bellard
#define SH7750_WCR3_A5H       0x00300000        /* Area 5 Data Hold Time */
748 27c7ca7e bellard
#define SH7750_WCR3_A5H_S     20
749 27c7ca7e bellard
#define SH7750_WCR3_A4S       0x00040000        /* Area 4 Write Strobe Setup time */
750 27c7ca7e bellard
#define SH7750_WCR3_A4H       0x00030000        /* Area 4 Data Hold Time */
751 27c7ca7e bellard
#define SH7750_WCR3_A4H_S     16
752 27c7ca7e bellard
#define SH7750_WCR3_A3S       0x00004000        /* Area 3 Write Strobe Setup time */
753 27c7ca7e bellard
#define SH7750_WCR3_A3H       0x00003000        /* Area 3 Data Hold Time */
754 27c7ca7e bellard
#define SH7750_WCR3_A3H_S     12
755 27c7ca7e bellard
#define SH7750_WCR3_A2S       0x00000400        /* Area 2 Write Strobe Setup time */
756 27c7ca7e bellard
#define SH7750_WCR3_A2H       0x00000300        /* Area 2 Data Hold Time */
757 27c7ca7e bellard
#define SH7750_WCR3_A2H_S     8
758 27c7ca7e bellard
#define SH7750_WCR3_A1S       0x00000040        /* Area 1 Write Strobe Setup time */
759 27c7ca7e bellard
#define SH7750_WCR3_A1H       0x00000030        /* Area 1 Data Hold Time */
760 27c7ca7e bellard
#define SH7750_WCR3_A1H_S     4
761 27c7ca7e bellard
#define SH7750_WCR3_A0S       0x00000004        /* Area 0 Write Strobe Setup time */
762 27c7ca7e bellard
#define SH7750_WCR3_A0H       0x00000003        /* Area 0 Data Hold Time */
763 27c7ca7e bellard
#define SH7750_WCR3_A0H_S     0
764 27c7ca7e bellard
765 27c7ca7e bellard
#define SH7750_WCR3_DHWS_0    0        /* 0 wait states data hold time */
766 27c7ca7e bellard
#define SH7750_WCR3_DHWS_1    1        /* 1 wait states data hold time */
767 27c7ca7e bellard
#define SH7750_WCR3_DHWS_2    2        /* 2 wait states data hold time */
768 27c7ca7e bellard
#define SH7750_WCR3_DHWS_3    3        /* 3 wait states data hold time */
769 27c7ca7e bellard
770 27c7ca7e bellard
#define SH7750_MCR_REGOFS     0x800014        /* offset */
771 27c7ca7e bellard
#define SH7750_MCR            SH7750_P4_REG32(SH7750_MCR_REGOFS)
772 27c7ca7e bellard
#define SH7750_MCR_A7         SH7750_A7_REG32(SH7750_MCR_REGOFS)
773 27c7ca7e bellard
774 27c7ca7e bellard
#define SH7750_MCR_RASD       0x80000000        /* RAS Down mode */
775 27c7ca7e bellard
#define SH7750_MCR_MRSET      0x40000000        /* SDRAM Mode Register Set */
776 27c7ca7e bellard
#define SH7750_MCR_PALL       0x00000000        /* SDRAM Precharge All cmd. Mode */
777 27c7ca7e bellard
#define SH7750_MCR_TRC        0x38000000        /* RAS Precharge Time at End of
778 27c7ca7e bellard
                                                   Refresh: */
779 27c7ca7e bellard
#define SH7750_MCR_TRC_0      0x00000000        /*    0 */
780 27c7ca7e bellard
#define SH7750_MCR_TRC_3      0x08000000        /*    3 */
781 27c7ca7e bellard
#define SH7750_MCR_TRC_6      0x10000000        /*    6 */
782 27c7ca7e bellard
#define SH7750_MCR_TRC_9      0x18000000        /*    9 */
783 27c7ca7e bellard
#define SH7750_MCR_TRC_12     0x20000000        /*    12 */
784 27c7ca7e bellard
#define SH7750_MCR_TRC_15     0x28000000        /*    15 */
785 27c7ca7e bellard
#define SH7750_MCR_TRC_18     0x30000000        /*    18 */
786 27c7ca7e bellard
#define SH7750_MCR_TRC_21     0x38000000        /*    21 */
787 27c7ca7e bellard
788 27c7ca7e bellard
#define SH7750_MCR_TCAS       0x00800000        /* CAS Negation Period */
789 27c7ca7e bellard
#define SH7750_MCR_TCAS_1     0x00000000        /*    1 */
790 27c7ca7e bellard
#define SH7750_MCR_TCAS_2     0x00800000        /*    2 */
791 27c7ca7e bellard
792 5fafdf24 ths
#define SH7750_MCR_TPC        0x00380000        /* DRAM: RAS Precharge Period
793 27c7ca7e bellard
                                                   SDRAM: minimum number of cycles
794 27c7ca7e bellard
                                                   until the next bank active cmd
795 27c7ca7e bellard
                                                   is output after precharging */
796 27c7ca7e bellard
#define SH7750_MCR_TPC_S      19
797 27c7ca7e bellard
#define SH7750_MCR_TPC_SDRAM_1 0x00000000        /* 1 cycle */
798 27c7ca7e bellard
#define SH7750_MCR_TPC_SDRAM_2 0x00080000        /* 2 cycles */
799 27c7ca7e bellard
#define SH7750_MCR_TPC_SDRAM_3 0x00100000        /* 3 cycles */
800 27c7ca7e bellard
#define SH7750_MCR_TPC_SDRAM_4 0x00180000        /* 4 cycles */
801 27c7ca7e bellard
#define SH7750_MCR_TPC_SDRAM_5 0x00200000        /* 5 cycles */
802 27c7ca7e bellard
#define SH7750_MCR_TPC_SDRAM_6 0x00280000        /* 6 cycles */
803 27c7ca7e bellard
#define SH7750_MCR_TPC_SDRAM_7 0x00300000        /* 7 cycles */
804 27c7ca7e bellard
#define SH7750_MCR_TPC_SDRAM_8 0x00380000        /* 8 cycles */
805 27c7ca7e bellard
806 27c7ca7e bellard
#define SH7750_MCR_RCD        0x00030000        /* DRAM: RAS-CAS Assertion Delay time
807 27c7ca7e bellard
                                                   SDRAM: bank active-read/write cmd
808 27c7ca7e bellard
                                                   delay time */
809 27c7ca7e bellard
#define SH7750_MCR_RCD_DRAM_2  0x00000000        /* DRAM delay 2 clocks */
810 27c7ca7e bellard
#define SH7750_MCR_RCD_DRAM_3  0x00010000        /* DRAM delay 3 clocks */
811 27c7ca7e bellard
#define SH7750_MCR_RCD_DRAM_4  0x00020000        /* DRAM delay 4 clocks */
812 27c7ca7e bellard
#define SH7750_MCR_RCD_DRAM_5  0x00030000        /* DRAM delay 5 clocks */
813 27c7ca7e bellard
#define SH7750_MCR_RCD_SDRAM_2 0x00010000        /* DRAM delay 2 clocks */
814 27c7ca7e bellard
#define SH7750_MCR_RCD_SDRAM_3 0x00020000        /* DRAM delay 3 clocks */
815 27c7ca7e bellard
#define SH7750_MCR_RCD_SDRAM_4 0x00030000        /* DRAM delay 4 clocks */
816 27c7ca7e bellard
817 27c7ca7e bellard
#define SH7750_MCR_TRWL       0x0000E000        /* SDRAM Write Precharge Delay */
818 27c7ca7e bellard
#define SH7750_MCR_TRWL_1     0x00000000        /*    1 */
819 27c7ca7e bellard
#define SH7750_MCR_TRWL_2     0x00002000        /*    2 */
820 27c7ca7e bellard
#define SH7750_MCR_TRWL_3     0x00004000        /*    3 */
821 27c7ca7e bellard
#define SH7750_MCR_TRWL_4     0x00006000        /*    4 */
822 27c7ca7e bellard
#define SH7750_MCR_TRWL_5     0x00008000        /*    5 */
823 27c7ca7e bellard
824 27c7ca7e bellard
#define SH7750_MCR_TRAS       0x00001C00        /* DRAM: CAS-Before-RAS Refresh RAS
825 27c7ca7e bellard
                                                   asserting period
826 27c7ca7e bellard
                                                   SDRAM: Command interval after
827 27c7ca7e bellard
                                                   synchronous DRAM refresh */
828 27c7ca7e bellard
#define SH7750_MCR_TRAS_DRAM_2         0x00000000        /* 2 */
829 27c7ca7e bellard
#define SH7750_MCR_TRAS_DRAM_3         0x00000400        /* 3 */
830 27c7ca7e bellard
#define SH7750_MCR_TRAS_DRAM_4         0x00000800        /* 4 */
831 27c7ca7e bellard
#define SH7750_MCR_TRAS_DRAM_5         0x00000C00        /* 5 */
832 27c7ca7e bellard
#define SH7750_MCR_TRAS_DRAM_6         0x00001000        /* 6 */
833 27c7ca7e bellard
#define SH7750_MCR_TRAS_DRAM_7         0x00001400        /* 7 */
834 27c7ca7e bellard
#define SH7750_MCR_TRAS_DRAM_8         0x00001800        /* 8 */
835 27c7ca7e bellard
#define SH7750_MCR_TRAS_DRAM_9         0x00001C00        /* 9 */
836 27c7ca7e bellard
837 27c7ca7e bellard
#define SH7750_MCR_TRAS_SDRAM_TRC_4    0x00000000        /* 4 + TRC */
838 27c7ca7e bellard
#define SH7750_MCR_TRAS_SDRAM_TRC_5    0x00000400        /* 5 + TRC */
839 27c7ca7e bellard
#define SH7750_MCR_TRAS_SDRAM_TRC_6    0x00000800        /* 6 + TRC */
840 27c7ca7e bellard
#define SH7750_MCR_TRAS_SDRAM_TRC_7    0x00000C00        /* 7 + TRC */
841 27c7ca7e bellard
#define SH7750_MCR_TRAS_SDRAM_TRC_8    0x00001000        /* 8 + TRC */
842 27c7ca7e bellard
#define SH7750_MCR_TRAS_SDRAM_TRC_9    0x00001400        /* 9 + TRC */
843 27c7ca7e bellard
#define SH7750_MCR_TRAS_SDRAM_TRC_10   0x00001800        /* 10 + TRC */
844 27c7ca7e bellard
#define SH7750_MCR_TRAS_SDRAM_TRC_11   0x00001C00        /* 11 + TRC */
845 27c7ca7e bellard
846 27c7ca7e bellard
#define SH7750_MCR_BE         0x00000200        /* Burst Enable */
847 27c7ca7e bellard
#define SH7750_MCR_SZ         0x00000180        /* Memory Data Size */
848 27c7ca7e bellard
#define SH7750_MCR_SZ_64      0x00000000        /*    64 bits */
849 27c7ca7e bellard
#define SH7750_MCR_SZ_16      0x00000100        /*    16 bits */
850 27c7ca7e bellard
#define SH7750_MCR_SZ_32      0x00000180        /*    32 bits */
851 27c7ca7e bellard
852 27c7ca7e bellard
#define SH7750_MCR_AMX        0x00000078        /* Address Multiplexing */
853 27c7ca7e bellard
#define SH7750_MCR_AMX_S      3
854 27c7ca7e bellard
#define SH7750_MCR_AMX_DRAM_8BIT_COL    0x00000000        /* 8-bit column addr */
855 27c7ca7e bellard
#define SH7750_MCR_AMX_DRAM_9BIT_COL    0x00000008        /* 9-bit column addr */
856 27c7ca7e bellard
#define SH7750_MCR_AMX_DRAM_10BIT_COL   0x00000010        /* 10-bit column addr */
857 27c7ca7e bellard
#define SH7750_MCR_AMX_DRAM_11BIT_COL   0x00000018        /* 11-bit column addr */
858 27c7ca7e bellard
#define SH7750_MCR_AMX_DRAM_12BIT_COL   0x00000020        /* 12-bit column addr */
859 27c7ca7e bellard
/* See SH7750 Hardware Manual for SDRAM address multiplexor selection */
860 27c7ca7e bellard
861 27c7ca7e bellard
#define SH7750_MCR_RFSH       0x00000004        /* Refresh Control */
862 27c7ca7e bellard
#define SH7750_MCR_RMODE      0x00000002        /* Refresh Mode: */
863 27c7ca7e bellard
#define SH7750_MCR_RMODE_NORMAL 0x00000000        /* Normal Refresh Mode */
864 27c7ca7e bellard
#define SH7750_MCR_RMODE_SELF   0x00000002        /* Self-Refresh Mode */
865 27c7ca7e bellard
#define SH7750_MCR_RMODE_EDO    0x00000001        /* EDO Mode */
866 27c7ca7e bellard
867 27c7ca7e bellard
/* SDRAM Mode Set address */
868 27c7ca7e bellard
#define SH7750_SDRAM_MODE_A2_BASE  0xFF900000
869 27c7ca7e bellard
#define SH7750_SDRAM_MODE_A3_BASE  0xFF940000
870 27c7ca7e bellard
#define SH7750_SDRAM_MODE_A2_32BIT(x) (SH7750_SDRAM_MODE_A2_BASE + ((x) << 2))
871 27c7ca7e bellard
#define SH7750_SDRAM_MODE_A3_32BIT(x) (SH7750_SDRAM_MODE_A3_BASE + ((x) << 2))
872 27c7ca7e bellard
#define SH7750_SDRAM_MODE_A2_64BIT(x) (SH7750_SDRAM_MODE_A2_BASE + ((x) << 3))
873 27c7ca7e bellard
#define SH7750_SDRAM_MODE_A3_64BIT(x) (SH7750_SDRAM_MODE_A3_BASE + ((x) << 3))
874 27c7ca7e bellard
875 27c7ca7e bellard
876 27c7ca7e bellard
/* PCMCIA Control Register (half) - PCR */
877 27c7ca7e bellard
#define SH7750_PCR_REGOFS     0x800018        /* offset */
878 27c7ca7e bellard
#define SH7750_PCR            SH7750_P4_REG32(SH7750_PCR_REGOFS)
879 27c7ca7e bellard
#define SH7750_PCR_A7         SH7750_A7_REG32(SH7750_PCR_REGOFS)
880 27c7ca7e bellard
881 27c7ca7e bellard
#define SH7750_PCR_A5PCW      0xC000        /* Area 5 PCMCIA Wait - Number of wait
882 27c7ca7e bellard
                                           states to be added to the number of
883 27c7ca7e bellard
                                           waits specified by WCR2 in a low-speed
884 27c7ca7e bellard
                                           PCMCIA wait cycle */
885 27c7ca7e bellard
#define SH7750_PCR_A5PCW_0    0x0000        /*    0 waits inserted */
886 27c7ca7e bellard
#define SH7750_PCR_A5PCW_15   0x4000        /*    15 waits inserted */
887 27c7ca7e bellard
#define SH7750_PCR_A5PCW_30   0x8000        /*    30 waits inserted */
888 27c7ca7e bellard
#define SH7750_PCR_A5PCW_50   0xC000        /*    50 waits inserted */
889 27c7ca7e bellard
890 27c7ca7e bellard
#define SH7750_PCR_A6PCW      0x3000        /* Area 6 PCMCIA Wait - Number of wait
891 27c7ca7e bellard
                                           states to be added to the number of
892 27c7ca7e bellard
                                           waits specified by WCR2 in a low-speed
893 27c7ca7e bellard
                                           PCMCIA wait cycle */
894 27c7ca7e bellard
#define SH7750_PCR_A6PCW_0    0x0000        /*    0 waits inserted */
895 27c7ca7e bellard
#define SH7750_PCR_A6PCW_15   0x1000        /*    15 waits inserted */
896 27c7ca7e bellard
#define SH7750_PCR_A6PCW_30   0x2000        /*    30 waits inserted */
897 27c7ca7e bellard
#define SH7750_PCR_A6PCW_50   0x3000        /*    50 waits inserted */
898 27c7ca7e bellard
899 27c7ca7e bellard
#define SH7750_PCR_A5TED      0x0E00        /* Area 5 Address-OE\/WE\ Assertion Delay,
900 27c7ca7e bellard
                                           delay time from address output to
901 27c7ca7e bellard
                                           OE\/WE\ assertion on the connected
902 27c7ca7e bellard
                                           PCMCIA interface */
903 27c7ca7e bellard
#define SH7750_PCR_A5TED_S    9
904 27c7ca7e bellard
#define SH7750_PCR_A6TED      0x01C0        /* Area 6 Address-OE\/WE\ Assertion Delay */
905 27c7ca7e bellard
#define SH7750_PCR_A6TED_S    6
906 27c7ca7e bellard
907 27c7ca7e bellard
#define SH7750_PCR_TED_0WS    0        /* 0 Waits inserted */
908 27c7ca7e bellard
#define SH7750_PCR_TED_1WS    1        /* 1 Waits inserted */
909 27c7ca7e bellard
#define SH7750_PCR_TED_2WS    2        /* 2 Waits inserted */
910 27c7ca7e bellard
#define SH7750_PCR_TED_3WS    3        /* 3 Waits inserted */
911 27c7ca7e bellard
#define SH7750_PCR_TED_6WS    4        /* 6 Waits inserted */
912 27c7ca7e bellard
#define SH7750_PCR_TED_9WS    5        /* 9 Waits inserted */
913 27c7ca7e bellard
#define SH7750_PCR_TED_12WS   6        /* 12 Waits inserted */
914 27c7ca7e bellard
#define SH7750_PCR_TED_15WS   7        /* 15 Waits inserted */
915 27c7ca7e bellard
916 27c7ca7e bellard
#define SH7750_PCR_A5TEH      0x0038        /* Area 5 OE\/WE\ Negation Address delay,
917 27c7ca7e bellard
                                           address hold delay time from OE\/WE\
918 27c7ca7e bellard
                                           negation in a write on the connected
919 27c7ca7e bellard
                                           PCMCIA interface */
920 27c7ca7e bellard
#define SH7750_PCR_A5TEH_S    3
921 27c7ca7e bellard
922 27c7ca7e bellard
#define SH7750_PCR_A6TEH      0x0007        /* Area 6 OE\/WE\ Negation Address delay */
923 27c7ca7e bellard
#define SH7750_PCR_A6TEH_S    0
924 27c7ca7e bellard
925 27c7ca7e bellard
#define SH7750_PCR_TEH_0WS    0        /* 0 Waits inserted */
926 27c7ca7e bellard
#define SH7750_PCR_TEH_1WS    1        /* 1 Waits inserted */
927 27c7ca7e bellard
#define SH7750_PCR_TEH_2WS    2        /* 2 Waits inserted */
928 27c7ca7e bellard
#define SH7750_PCR_TEH_3WS    3        /* 3 Waits inserted */
929 27c7ca7e bellard
#define SH7750_PCR_TEH_6WS    4        /* 6 Waits inserted */
930 27c7ca7e bellard
#define SH7750_PCR_TEH_9WS    5        /* 9 Waits inserted */
931 27c7ca7e bellard
#define SH7750_PCR_TEH_12WS   6        /* 12 Waits inserted */
932 27c7ca7e bellard
#define SH7750_PCR_TEH_15WS   7        /* 15 Waits inserted */
933 27c7ca7e bellard
934 27c7ca7e bellard
/* Refresh Timer Control/Status Register (half) - RTSCR */
935 27c7ca7e bellard
#define SH7750_RTCSR_REGOFS   0x80001C        /* offset */
936 27c7ca7e bellard
#define SH7750_RTCSR          SH7750_P4_REG32(SH7750_RTCSR_REGOFS)
937 27c7ca7e bellard
#define SH7750_RTCSR_A7       SH7750_A7_REG32(SH7750_RTCSR_REGOFS)
938 27c7ca7e bellard
939 27c7ca7e bellard
#define SH7750_RTCSR_KEY      0xA500        /* RTCSR write key */
940 27c7ca7e bellard
#define SH7750_RTCSR_CMF      0x0080        /* Compare-Match Flag (indicates a
941 27c7ca7e bellard
                                           match between the refresh timer
942 27c7ca7e bellard
                                           counter and refresh time constant) */
943 27c7ca7e bellard
#define SH7750_RTCSR_CMIE     0x0040        /* Compare-Match Interrupt Enable */
944 27c7ca7e bellard
#define SH7750_RTCSR_CKS      0x0038        /* Refresh Counter Clock Selects */
945 27c7ca7e bellard
#define SH7750_RTCSR_CKS_DIS          0x0000        /* Clock Input Disabled */
946 27c7ca7e bellard
#define SH7750_RTCSR_CKS_CKIO_DIV4    0x0008        /* Bus Clock / 4 */
947 27c7ca7e bellard
#define SH7750_RTCSR_CKS_CKIO_DIV16   0x0010        /* Bus Clock / 16 */
948 27c7ca7e bellard
#define SH7750_RTCSR_CKS_CKIO_DIV64   0x0018        /* Bus Clock / 64 */
949 27c7ca7e bellard
#define SH7750_RTCSR_CKS_CKIO_DIV256  0x0020        /* Bus Clock / 256 */
950 27c7ca7e bellard
#define SH7750_RTCSR_CKS_CKIO_DIV1024 0x0028        /* Bus Clock / 1024 */
951 27c7ca7e bellard
#define SH7750_RTCSR_CKS_CKIO_DIV2048 0x0030        /* Bus Clock / 2048 */
952 27c7ca7e bellard
#define SH7750_RTCSR_CKS_CKIO_DIV4096 0x0038        /* Bus Clock / 4096 */
953 27c7ca7e bellard
954 27c7ca7e bellard
#define SH7750_RTCSR_OVF      0x0004        /* Refresh Count Overflow Flag */
955 27c7ca7e bellard
#define SH7750_RTCSR_OVIE     0x0002        /* Refresh Count Overflow Interrupt
956 27c7ca7e bellard
                                           Enable */
957 27c7ca7e bellard
#define SH7750_RTCSR_LMTS     0x0001        /* Refresh Count Overflow Limit Select */
958 27c7ca7e bellard
#define SH7750_RTCSR_LMTS_1024 0x0000        /* Count Limit is 1024 */
959 27c7ca7e bellard
#define SH7750_RTCSR_LMTS_512  0x0001        /* Count Limit is 512 */
960 27c7ca7e bellard
961 27c7ca7e bellard
/* Refresh Timer Counter (half) - RTCNT */
962 27c7ca7e bellard
#define SH7750_RTCNT_REGOFS   0x800020        /* offset */
963 27c7ca7e bellard
#define SH7750_RTCNT          SH7750_P4_REG32(SH7750_RTCNT_REGOFS)
964 27c7ca7e bellard
#define SH7750_RTCNT_A7       SH7750_A7_REG32(SH7750_RTCNT_REGOFS)
965 27c7ca7e bellard
966 27c7ca7e bellard
#define SH7750_RTCNT_KEY      0xA500        /* RTCNT write key */
967 27c7ca7e bellard
968 27c7ca7e bellard
/* Refresh Time Constant Register (half) - RTCOR */
969 27c7ca7e bellard
#define SH7750_RTCOR_REGOFS   0x800024        /* offset */
970 27c7ca7e bellard
#define SH7750_RTCOR          SH7750_P4_REG32(SH7750_RTCOR_REGOFS)
971 27c7ca7e bellard
#define SH7750_RTCOR_A7       SH7750_A7_REG32(SH7750_RTCOR_REGOFS)
972 27c7ca7e bellard
973 27c7ca7e bellard
#define SH7750_RTCOR_KEY      0xA500        /* RTCOR write key */
974 27c7ca7e bellard
975 27c7ca7e bellard
/* Refresh Count Register (half) - RFCR */
976 27c7ca7e bellard
#define SH7750_RFCR_REGOFS    0x800028        /* offset */
977 27c7ca7e bellard
#define SH7750_RFCR           SH7750_P4_REG32(SH7750_RFCR_REGOFS)
978 27c7ca7e bellard
#define SH7750_RFCR_A7        SH7750_A7_REG32(SH7750_RFCR_REGOFS)
979 27c7ca7e bellard
980 27c7ca7e bellard
#define SH7750_RFCR_KEY       0xA400        /* RFCR write key */
981 27c7ca7e bellard
982 c2432a42 aurel32
/* Synchronous DRAM mode registers - SDMR */
983 c2432a42 aurel32
#define SH7750_SDMR2_REGOFS   0x900000        /* base offset */
984 c2432a42 aurel32
#define SH7750_SDMR2_REGNB    0x0FFC        /* nb of register */
985 c2432a42 aurel32
#define SH7750_SDMR2          SH7750_P4_REG32(SH7750_SDMR2_REGOFS)
986 c2432a42 aurel32
#define SH7750_SDMR2_A7       SH7750_A7_REG32(SH7750_SDMR2_REGOFS)
987 c2432a42 aurel32
988 c2432a42 aurel32
#define SH7750_SDMR3_REGOFS   0x940000        /* offset */
989 c2432a42 aurel32
#define SH7750_SDMR3_REGNB    0x0FFC        /* nb of register */
990 c2432a42 aurel32
#define SH7750_SDMR3          SH7750_P4_REG32(SH7750_SDMR3_REGOFS)
991 c2432a42 aurel32
#define SH7750_SDMR3_A7       SH7750_A7_REG32(SH7750_SDMR3_REGOFS)
992 c2432a42 aurel32
993 27c7ca7e bellard
/*
994 27c7ca7e bellard
 * Direct Memory Access Controller (DMAC)
995 27c7ca7e bellard
 */
996 27c7ca7e bellard
997 27c7ca7e bellard
/* DMA Source Address Register - SAR0, SAR1, SAR2, SAR3 */
998 27c7ca7e bellard
#define SH7750_SAR_REGOFS(n)  (0xA00000 + ((n)*16))        /* offset */
999 27c7ca7e bellard
#define SH7750_SAR(n)         SH7750_P4_REG32(SH7750_SAR_REGOFS(n))
1000 27c7ca7e bellard
#define SH7750_SAR_A7(n)      SH7750_A7_REG32(SH7750_SAR_REGOFS(n))
1001 27c7ca7e bellard
#define SH7750_SAR0           SH7750_SAR(0)
1002 27c7ca7e bellard
#define SH7750_SAR1           SH7750_SAR(1)
1003 27c7ca7e bellard
#define SH7750_SAR2           SH7750_SAR(2)
1004 27c7ca7e bellard
#define SH7750_SAR3           SH7750_SAR(3)
1005 27c7ca7e bellard
#define SH7750_SAR0_A7        SH7750_SAR_A7(0)
1006 27c7ca7e bellard
#define SH7750_SAR1_A7        SH7750_SAR_A7(1)
1007 27c7ca7e bellard
#define SH7750_SAR2_A7        SH7750_SAR_A7(2)
1008 27c7ca7e bellard
#define SH7750_SAR3_A7        SH7750_SAR_A7(3)
1009 27c7ca7e bellard
1010 27c7ca7e bellard
/* DMA Destination Address Register - DAR0, DAR1, DAR2, DAR3 */
1011 27c7ca7e bellard
#define SH7750_DAR_REGOFS(n)  (0xA00004 + ((n)*16))        /* offset */
1012 27c7ca7e bellard
#define SH7750_DAR(n)         SH7750_P4_REG32(SH7750_DAR_REGOFS(n))
1013 27c7ca7e bellard
#define SH7750_DAR_A7(n)      SH7750_A7_REG32(SH7750_DAR_REGOFS(n))
1014 27c7ca7e bellard
#define SH7750_DAR0           SH7750_DAR(0)
1015 27c7ca7e bellard
#define SH7750_DAR1           SH7750_DAR(1)
1016 27c7ca7e bellard
#define SH7750_DAR2           SH7750_DAR(2)
1017 27c7ca7e bellard
#define SH7750_DAR3           SH7750_DAR(3)
1018 27c7ca7e bellard
#define SH7750_DAR0_A7        SH7750_DAR_A7(0)
1019 27c7ca7e bellard
#define SH7750_DAR1_A7        SH7750_DAR_A7(1)
1020 27c7ca7e bellard
#define SH7750_DAR2_A7        SH7750_DAR_A7(2)
1021 27c7ca7e bellard
#define SH7750_DAR3_A7        SH7750_DAR_A7(3)
1022 27c7ca7e bellard
1023 27c7ca7e bellard
/* DMA Transfer Count Register - DMATCR0, DMATCR1, DMATCR2, DMATCR3 */
1024 27c7ca7e bellard
#define SH7750_DMATCR_REGOFS(n)  (0xA00008 + ((n)*16))        /* offset */
1025 27c7ca7e bellard
#define SH7750_DMATCR(n)      SH7750_P4_REG32(SH7750_DMATCR_REGOFS(n))
1026 27c7ca7e bellard
#define SH7750_DMATCR_A7(n)   SH7750_A7_REG32(SH7750_DMATCR_REGOFS(n))
1027 27c7ca7e bellard
#define SH7750_DMATCR0_P4     SH7750_DMATCR(0)
1028 27c7ca7e bellard
#define SH7750_DMATCR1_P4     SH7750_DMATCR(1)
1029 27c7ca7e bellard
#define SH7750_DMATCR2_P4     SH7750_DMATCR(2)
1030 27c7ca7e bellard
#define SH7750_DMATCR3_P4     SH7750_DMATCR(3)
1031 27c7ca7e bellard
#define SH7750_DMATCR0_A7     SH7750_DMATCR_A7(0)
1032 27c7ca7e bellard
#define SH7750_DMATCR1_A7     SH7750_DMATCR_A7(1)
1033 27c7ca7e bellard
#define SH7750_DMATCR2_A7     SH7750_DMATCR_A7(2)
1034 27c7ca7e bellard
#define SH7750_DMATCR3_A7     SH7750_DMATCR_A7(3)
1035 27c7ca7e bellard
1036 27c7ca7e bellard
/* DMA Channel Control Register - CHCR0, CHCR1, CHCR2, CHCR3 */
1037 27c7ca7e bellard
#define SH7750_CHCR_REGOFS(n)  (0xA0000C + ((n)*16))        /* offset */
1038 27c7ca7e bellard
#define SH7750_CHCR(n)        SH7750_P4_REG32(SH7750_CHCR_REGOFS(n))
1039 27c7ca7e bellard
#define SH7750_CHCR_A7(n)     SH7750_A7_REG32(SH7750_CHCR_REGOFS(n))
1040 27c7ca7e bellard
#define SH7750_CHCR0          SH7750_CHCR(0)
1041 27c7ca7e bellard
#define SH7750_CHCR1          SH7750_CHCR(1)
1042 27c7ca7e bellard
#define SH7750_CHCR2          SH7750_CHCR(2)
1043 27c7ca7e bellard
#define SH7750_CHCR3          SH7750_CHCR(3)
1044 27c7ca7e bellard
#define SH7750_CHCR0_A7       SH7750_CHCR_A7(0)
1045 27c7ca7e bellard
#define SH7750_CHCR1_A7       SH7750_CHCR_A7(1)
1046 27c7ca7e bellard
#define SH7750_CHCR2_A7       SH7750_CHCR_A7(2)
1047 27c7ca7e bellard
#define SH7750_CHCR3_A7       SH7750_CHCR_A7(3)
1048 27c7ca7e bellard
1049 27c7ca7e bellard
#define SH7750_CHCR_SSA       0xE0000000        /* Source Address Space Attribute */
1050 27c7ca7e bellard
#define SH7750_CHCR_SSA_PCMCIA  0x00000000        /* Reserved in PCMCIA access */
1051 27c7ca7e bellard
#define SH7750_CHCR_SSA_DYNBSZ  0x20000000        /* Dynamic Bus Sizing I/O space */
1052 27c7ca7e bellard
#define SH7750_CHCR_SSA_IO8     0x40000000        /* 8-bit I/O space */
1053 27c7ca7e bellard
#define SH7750_CHCR_SSA_IO16    0x60000000        /* 16-bit I/O space */
1054 27c7ca7e bellard
#define SH7750_CHCR_SSA_CMEM8   0x80000000        /* 8-bit common memory space */
1055 27c7ca7e bellard
#define SH7750_CHCR_SSA_CMEM16  0xA0000000        /* 16-bit common memory space */
1056 27c7ca7e bellard
#define SH7750_CHCR_SSA_AMEM8   0xC0000000        /* 8-bit attribute memory space */
1057 27c7ca7e bellard
#define SH7750_CHCR_SSA_AMEM16  0xE0000000        /* 16-bit attribute memory space */
1058 27c7ca7e bellard
1059 27c7ca7e bellard
#define SH7750_CHCR_STC       0x10000000        /* Source Address Wait Control Select,
1060 27c7ca7e bellard
                                                   specifies CS5 or CS6 space wait
1061 27c7ca7e bellard
                                                   control for PCMCIA access */
1062 27c7ca7e bellard
1063 27c7ca7e bellard
#define SH7750_CHCR_DSA       0x0E000000        /* Source Address Space Attribute */
1064 27c7ca7e bellard
#define SH7750_CHCR_DSA_PCMCIA  0x00000000        /* Reserved in PCMCIA access */
1065 27c7ca7e bellard
#define SH7750_CHCR_DSA_DYNBSZ  0x02000000        /* Dynamic Bus Sizing I/O space */
1066 27c7ca7e bellard
#define SH7750_CHCR_DSA_IO8     0x04000000        /* 8-bit I/O space */
1067 27c7ca7e bellard
#define SH7750_CHCR_DSA_IO16    0x06000000        /* 16-bit I/O space */
1068 27c7ca7e bellard
#define SH7750_CHCR_DSA_CMEM8   0x08000000        /* 8-bit common memory space */
1069 27c7ca7e bellard
#define SH7750_CHCR_DSA_CMEM16  0x0A000000        /* 16-bit common memory space */
1070 27c7ca7e bellard
#define SH7750_CHCR_DSA_AMEM8   0x0C000000        /* 8-bit attribute memory space */
1071 27c7ca7e bellard
#define SH7750_CHCR_DSA_AMEM16  0x0E000000        /* 16-bit attribute memory space */
1072 27c7ca7e bellard
1073 27c7ca7e bellard
#define SH7750_CHCR_DTC       0x01000000        /* Destination Address Wait Control
1074 5fafdf24 ths
                                                   Select, specifies CS5 or CS6
1075 27c7ca7e bellard
                                                   space wait control for PCMCIA
1076 27c7ca7e bellard
                                                   access */
1077 27c7ca7e bellard
1078 27c7ca7e bellard
#define SH7750_CHCR_DS        0x00080000        /* DREQ\ Select : */
1079 27c7ca7e bellard
#define SH7750_CHCR_DS_LOWLVL 0x00000000        /*     Low Level Detection */
1080 27c7ca7e bellard
#define SH7750_CHCR_DS_FALL   0x00080000        /*     Falling Edge Detection */
1081 27c7ca7e bellard
1082 27c7ca7e bellard
#define SH7750_CHCR_RL        0x00040000        /* Request Check Level: */
1083 27c7ca7e bellard
#define SH7750_CHCR_RL_ACTH   0x00000000        /*     DRAK is an active high out */
1084 27c7ca7e bellard
#define SH7750_CHCR_RL_ACTL   0x00040000        /*     DRAK is an active low out */
1085 27c7ca7e bellard
1086 27c7ca7e bellard
#define SH7750_CHCR_AM        0x00020000        /* Acknowledge Mode: */
1087 27c7ca7e bellard
#define SH7750_CHCR_AM_RD     0x00000000        /*     DACK is output in read cycle */
1088 27c7ca7e bellard
#define SH7750_CHCR_AM_WR     0x00020000        /*     DACK is output in write cycle */
1089 27c7ca7e bellard
1090 27c7ca7e bellard
#define SH7750_CHCR_AL        0x00010000        /* Acknowledge Level: */
1091 27c7ca7e bellard
#define SH7750_CHCR_AL_ACTH   0x00000000        /*     DACK is an active high out */
1092 27c7ca7e bellard
#define SH7750_CHCR_AL_ACTL   0x00010000        /*     DACK is an active low out */
1093 27c7ca7e bellard
1094 27c7ca7e bellard
#define SH7750_CHCR_DM        0x0000C000        /* Destination Address Mode: */
1095 27c7ca7e bellard
#define SH7750_CHCR_DM_FIX    0x00000000        /*     Destination Addr Fixed */
1096 27c7ca7e bellard
#define SH7750_CHCR_DM_INC    0x00004000        /*     Destination Addr Incremented */
1097 27c7ca7e bellard
#define SH7750_CHCR_DM_DEC    0x00008000        /*     Destination Addr Decremented */
1098 27c7ca7e bellard
1099 27c7ca7e bellard
#define SH7750_CHCR_SM        0x00003000        /* Source Address Mode: */
1100 27c7ca7e bellard
#define SH7750_CHCR_SM_FIX    0x00000000        /*     Source Addr Fixed */
1101 27c7ca7e bellard
#define SH7750_CHCR_SM_INC    0x00001000        /*     Source Addr Incremented */
1102 27c7ca7e bellard
#define SH7750_CHCR_SM_DEC    0x00002000        /*     Source Addr Decremented */
1103 27c7ca7e bellard
1104 27c7ca7e bellard
#define SH7750_CHCR_RS        0x00000F00        /* Request Source Select: */
1105 27c7ca7e bellard
#define SH7750_CHCR_RS_ER_DA_EA_TO_EA   0x000        /* External Request, Dual Address
1106 27c7ca7e bellard
                                                   Mode (External Addr Space->
1107 27c7ca7e bellard
                                                   External Addr Space) */
1108 27c7ca7e bellard
#define SH7750_CHCR_RS_ER_SA_EA_TO_ED   0x200        /* External Request, Single
1109 27c7ca7e bellard
                                                   Address Mode (External Addr
1110 27c7ca7e bellard
                                                   Space -> External Device) */
1111 27c7ca7e bellard
#define SH7750_CHCR_RS_ER_SA_ED_TO_EA   0x300        /* External Request, Single
1112 5fafdf24 ths
                                                   Address Mode, (External
1113 5fafdf24 ths
                                                   Device -> External Addr
1114 27c7ca7e bellard
                                                   Space) */
1115 27c7ca7e bellard
#define SH7750_CHCR_RS_AR_EA_TO_EA      0x400        /* Auto-Request (External Addr
1116 27c7ca7e bellard
                                                   Space -> External Addr Space) */
1117 27c7ca7e bellard
1118 27c7ca7e bellard
#define SH7750_CHCR_RS_AR_EA_TO_OCP     0x500        /* Auto-Request (External Addr
1119 27c7ca7e bellard
                                                   Space -> On-chip Peripheral
1120 27c7ca7e bellard
                                                   Module) */
1121 5fafdf24 ths
#define SH7750_CHCR_RS_AR_OCP_TO_EA     0x600        /* Auto-Request (On-chip
1122 27c7ca7e bellard
                                                   Peripheral Module ->
1123 27c7ca7e bellard
                                                   External Addr Space */
1124 27c7ca7e bellard
#define SH7750_CHCR_RS_SCITX_EA_TO_SC   0x800        /* SCI Transmit-Data-Empty intr
1125 27c7ca7e bellard
                                                   transfer request (external
1126 27c7ca7e bellard
                                                   address space -> SCTDR1) */
1127 27c7ca7e bellard
#define SH7750_CHCR_RS_SCIRX_SC_TO_EA   0x900        /* SCI Receive-Data-Full intr
1128 27c7ca7e bellard
                                                   transfer request (SCRDR1 ->
1129 27c7ca7e bellard
                                                   External Addr Space) */
1130 27c7ca7e bellard
#define SH7750_CHCR_RS_SCIFTX_EA_TO_SC  0xA00        /* SCIF Transmit-Data-Empty intr
1131 27c7ca7e bellard
                                                   transfer request (external
1132 27c7ca7e bellard
                                                   address space -> SCFTDR1) */
1133 27c7ca7e bellard
#define SH7750_CHCR_RS_SCIFRX_SC_TO_EA  0xB00        /* SCIF Receive-Data-Full intr
1134 27c7ca7e bellard
                                                   transfer request (SCFRDR2 ->
1135 27c7ca7e bellard
                                                   External Addr Space) */
1136 27c7ca7e bellard
#define SH7750_CHCR_RS_TMU2_EA_TO_EA    0xC00        /* TMU Channel 2 (input capture
1137 27c7ca7e bellard
                                                   interrupt), (external address
1138 27c7ca7e bellard
                                                   space -> external address
1139 27c7ca7e bellard
                                                   space) */
1140 27c7ca7e bellard
#define SH7750_CHCR_RS_TMU2_EA_TO_OCP   0xD00        /* TMU Channel 2 (input capture
1141 27c7ca7e bellard
                                                   interrupt), (external address
1142 27c7ca7e bellard
                                                   space -> on-chip peripheral
1143 27c7ca7e bellard
                                                   module) */
1144 27c7ca7e bellard
#define SH7750_CHCR_RS_TMU2_OCP_TO_EA   0xE00        /* TMU Channel 2 (input capture
1145 27c7ca7e bellard
                                                   interrupt), (on-chip
1146 27c7ca7e bellard
                                                   peripheral module -> external
1147 27c7ca7e bellard
                                                   address space) */
1148 27c7ca7e bellard
1149 27c7ca7e bellard
#define SH7750_CHCR_TM        0x00000080        /* Transmit mode: */
1150 27c7ca7e bellard
#define SH7750_CHCR_TM_CSTEAL 0x00000000        /*     Cycle Steal Mode */
1151 27c7ca7e bellard
#define SH7750_CHCR_TM_BURST  0x00000080        /*     Burst Mode */
1152 27c7ca7e bellard
1153 27c7ca7e bellard
#define SH7750_CHCR_TS        0x00000070        /* Transmit Size: */
1154 27c7ca7e bellard
#define SH7750_CHCR_TS_QUAD   0x00000000        /*     Quadword Size (64 bits) */
1155 27c7ca7e bellard
#define SH7750_CHCR_TS_BYTE   0x00000010        /*     Byte Size (8 bit) */
1156 27c7ca7e bellard
#define SH7750_CHCR_TS_WORD   0x00000020        /*     Word Size (16 bit) */
1157 27c7ca7e bellard
#define SH7750_CHCR_TS_LONG   0x00000030        /*     Longword Size (32 bit) */
1158 27c7ca7e bellard
#define SH7750_CHCR_TS_BLOCK  0x00000040        /*     32-byte block transfer */
1159 27c7ca7e bellard
1160 27c7ca7e bellard
#define SH7750_CHCR_IE        0x00000004        /* Interrupt Enable */
1161 27c7ca7e bellard
#define SH7750_CHCR_TE        0x00000002        /* Transfer End */
1162 27c7ca7e bellard
#define SH7750_CHCR_DE        0x00000001        /* DMAC Enable */
1163 27c7ca7e bellard
1164 27c7ca7e bellard
/* DMA Operation Register - DMAOR */
1165 27c7ca7e bellard
#define SH7750_DMAOR_REGOFS   0xA00040        /* offset */
1166 27c7ca7e bellard
#define SH7750_DMAOR          SH7750_P4_REG32(SH7750_DMAOR_REGOFS)
1167 27c7ca7e bellard
#define SH7750_DMAOR_A7       SH7750_A7_REG32(SH7750_DMAOR_REGOFS)
1168 27c7ca7e bellard
1169 27c7ca7e bellard
#define SH7750_DMAOR_DDT      0x00008000        /* On-Demand Data Transfer Mode */
1170 27c7ca7e bellard
1171 27c7ca7e bellard
#define SH7750_DMAOR_PR       0x00000300        /* Priority Mode: */
1172 27c7ca7e bellard
#define SH7750_DMAOR_PR_0123  0x00000000        /*     CH0 > CH1 > CH2 > CH3 */
1173 27c7ca7e bellard
#define SH7750_DMAOR_PR_0231  0x00000100        /*     CH0 > CH2 > CH3 > CH1 */
1174 27c7ca7e bellard
#define SH7750_DMAOR_PR_2013  0x00000200        /*     CH2 > CH0 > CH1 > CH3 */
1175 27c7ca7e bellard
#define SH7750_DMAOR_PR_RR    0x00000300        /*     Round-robin mode */
1176 27c7ca7e bellard
1177 27c7ca7e bellard
#define SH7750_DMAOR_COD      0x00000010        /* Check Overrun for DREQ\ */
1178 27c7ca7e bellard
#define SH7750_DMAOR_AE       0x00000004        /* Address Error flag */
1179 27c7ca7e bellard
#define SH7750_DMAOR_NMIF     0x00000002        /* NMI Flag */
1180 27c7ca7e bellard
#define SH7750_DMAOR_DME      0x00000001        /* DMAC Master Enable */
1181 27c7ca7e bellard
1182 27c7ca7e bellard
/*
1183 27c7ca7e bellard
 * I/O Ports
1184 27c7ca7e bellard
 */
1185 27c7ca7e bellard
/* Port Control Register A - PCTRA */
1186 27c7ca7e bellard
#define SH7750_PCTRA_REGOFS   0x80002C        /* offset */
1187 27c7ca7e bellard
#define SH7750_PCTRA          SH7750_P4_REG32(SH7750_PCTRA_REGOFS)
1188 27c7ca7e bellard
#define SH7750_PCTRA_A7       SH7750_A7_REG32(SH7750_PCTRA_REGOFS)
1189 27c7ca7e bellard
1190 27c7ca7e bellard
#define SH7750_PCTRA_PBPUP(n) 0        /* Bit n is pulled up */
1191 27c7ca7e bellard
#define SH7750_PCTRA_PBNPUP(n) (1 << ((n)*2+1))        /* Bit n is not pulled up */
1192 27c7ca7e bellard
#define SH7750_PCTRA_PBINP(n) 0        /* Bit n is an input */
1193 27c7ca7e bellard
#define SH7750_PCTRA_PBOUT(n) (1 << ((n)*2))        /* Bit n is an output */
1194 27c7ca7e bellard
1195 27c7ca7e bellard
/* Port Data Register A - PDTRA(half) */
1196 27c7ca7e bellard
#define SH7750_PDTRA_REGOFS   0x800030        /* offset */
1197 27c7ca7e bellard
#define SH7750_PDTRA          SH7750_P4_REG32(SH7750_PDTRA_REGOFS)
1198 27c7ca7e bellard
#define SH7750_PDTRA_A7       SH7750_A7_REG32(SH7750_PDTRA_REGOFS)
1199 27c7ca7e bellard
1200 27c7ca7e bellard
#define SH7750_PDTRA_BIT(n) (1 << (n))
1201 27c7ca7e bellard
1202 27c7ca7e bellard
/* Port Control Register B - PCTRB */
1203 27c7ca7e bellard
#define SH7750_PCTRB_REGOFS   0x800040        /* offset */
1204 27c7ca7e bellard
#define SH7750_PCTRB          SH7750_P4_REG32(SH7750_PCTRB_REGOFS)
1205 27c7ca7e bellard
#define SH7750_PCTRB_A7       SH7750_A7_REG32(SH7750_PCTRB_REGOFS)
1206 27c7ca7e bellard
1207 27c7ca7e bellard
#define SH7750_PCTRB_PBPUP(n) 0        /* Bit n is pulled up */
1208 27c7ca7e bellard
#define SH7750_PCTRB_PBNPUP(n) (1 << ((n-16)*2+1))        /* Bit n is not pulled up */
1209 27c7ca7e bellard
#define SH7750_PCTRB_PBINP(n) 0        /* Bit n is an input */
1210 27c7ca7e bellard
#define SH7750_PCTRB_PBOUT(n) (1 << ((n-16)*2))        /* Bit n is an output */
1211 27c7ca7e bellard
1212 27c7ca7e bellard
/* Port Data Register B - PDTRB(half) */
1213 27c7ca7e bellard
#define SH7750_PDTRB_REGOFS   0x800044        /* offset */
1214 27c7ca7e bellard
#define SH7750_PDTRB          SH7750_P4_REG32(SH7750_PDTRB_REGOFS)
1215 27c7ca7e bellard
#define SH7750_PDTRB_A7       SH7750_A7_REG32(SH7750_PDTRB_REGOFS)
1216 27c7ca7e bellard
1217 27c7ca7e bellard
#define SH7750_PDTRB_BIT(n) (1 << ((n)-16))
1218 27c7ca7e bellard
1219 27c7ca7e bellard
/* GPIO Interrupt Control Register - GPIOIC(half) */
1220 27c7ca7e bellard
#define SH7750_GPIOIC_REGOFS  0x800048        /* offset */
1221 27c7ca7e bellard
#define SH7750_GPIOIC         SH7750_P4_REG32(SH7750_GPIOIC_REGOFS)
1222 27c7ca7e bellard
#define SH7750_GPIOIC_A7      SH7750_A7_REG32(SH7750_GPIOIC_REGOFS)
1223 27c7ca7e bellard
1224 27c7ca7e bellard
#define SH7750_GPIOIC_PTIREN(n) (1 << (n))        /* Port n is used as a GPIO int */
1225 27c7ca7e bellard
1226 27c7ca7e bellard
/*
1227 27c7ca7e bellard
 * Interrupt Controller - INTC
1228 27c7ca7e bellard
 */
1229 27c7ca7e bellard
/* Interrupt Control Register - ICR (half) */
1230 27c7ca7e bellard
#define SH7750_ICR_REGOFS     0xD00000        /* offset */
1231 27c7ca7e bellard
#define SH7750_ICR            SH7750_P4_REG32(SH7750_ICR_REGOFS)
1232 27c7ca7e bellard
#define SH7750_ICR_A7         SH7750_A7_REG32(SH7750_ICR_REGOFS)
1233 27c7ca7e bellard
1234 27c7ca7e bellard
#define SH7750_ICR_NMIL       0x8000        /* NMI Input Level */
1235 27c7ca7e bellard
#define SH7750_ICR_MAI        0x4000        /* NMI Interrupt Mask */
1236 27c7ca7e bellard
1237 27c7ca7e bellard
#define SH7750_ICR_NMIB       0x0200        /* NMI Block Mode: */
1238 27c7ca7e bellard
#define SH7750_ICR_NMIB_BLK   0x0000        /*   NMI requests held pending while
1239 27c7ca7e bellard
                                           SR.BL bit is set to 1 */
1240 27c7ca7e bellard
#define SH7750_ICR_NMIB_NBLK  0x0200        /*   NMI requests detected when SR.BL bit
1241 27c7ca7e bellard
                                           set to 1 */
1242 27c7ca7e bellard
1243 27c7ca7e bellard
#define SH7750_ICR_NMIE       0x0100        /* NMI Edge Select: */
1244 27c7ca7e bellard
#define SH7750_ICR_NMIE_FALL  0x0000        /*   Interrupt request detected on falling
1245 27c7ca7e bellard
                                           edge of NMI input */
1246 27c7ca7e bellard
#define SH7750_ICR_NMIE_RISE  0x0100        /*   Interrupt request detected on rising
1247 27c7ca7e bellard
                                           edge of NMI input */
1248 27c7ca7e bellard
1249 27c7ca7e bellard
#define SH7750_ICR_IRLM       0x0080        /* IRL Pin Mode: */
1250 27c7ca7e bellard
#define SH7750_ICR_IRLM_ENC   0x0000        /*   IRL\ pins used as a level-encoded
1251 27c7ca7e bellard
                                           interrupt requests */
1252 27c7ca7e bellard
#define SH7750_ICR_IRLM_RAW   0x0080        /*   IRL\ pins used as a four independent
1253 27c7ca7e bellard
                                           interrupt requests */
1254 27c7ca7e bellard
1255 5fafdf24 ths
/*
1256 27c7ca7e bellard
 * User Break Controller registers
1257 27c7ca7e bellard
 */
1258 27c7ca7e bellard
#define SH7750_BARA           0x200000        /* Break address regiser A */
1259 27c7ca7e bellard
#define SH7750_BAMRA          0x200004        /* Break address mask regiser A */
1260 27c7ca7e bellard
#define SH7750_BBRA           0x200008        /* Break bus cycle regiser A */
1261 27c7ca7e bellard
#define SH7750_BARB           0x20000c        /* Break address regiser B */
1262 27c7ca7e bellard
#define SH7750_BAMRB          0x200010        /* Break address mask regiser B */
1263 27c7ca7e bellard
#define SH7750_BBRB           0x200014        /* Break bus cycle regiser B */
1264 27c7ca7e bellard
#define SH7750_BASRB          0x000018        /* Break ASID regiser B */
1265 27c7ca7e bellard
#define SH7750_BDRB           0x200018        /* Break data regiser B */
1266 27c7ca7e bellard
#define SH7750_BDMRB          0x20001c        /* Break data mask regiser B */
1267 27c7ca7e bellard
#define SH7750_BRCR           0x200020        /* Break control register */
1268 27c7ca7e bellard
1269 27c7ca7e bellard
#define SH7750_BRCR_UDBE        0x0001        /* User break debug enable bit */
1270 27c7ca7e bellard
1271 27c7ca7e bellard
/*
1272 27c7ca7e bellard
 * Missing in RTEMS, added for QEMU
1273 27c7ca7e bellard
 */
1274 27c7ca7e bellard
#define SH7750_BCR3_A7       0x1f800050
1275 27c7ca7e bellard
#define SH7750_BCR4_A7       0x1e0a00f0
1276 27c7ca7e bellard
1277 27c7ca7e bellard
#endif