Revision e80cfcfc gdbstub.c
| b/gdbstub.c | ||
|---|---|---|
| 298 | 298 |
} |
| 299 | 299 |
/* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */ |
| 300 | 300 |
registers[64] = tswapl(env->y); |
| 301 |
tmp = (0<<28) | (4<<24) | env->psr \ |
|
| 302 |
| (env->psrs? PSR_S : 0) \ |
|
| 303 |
| (env->psrs? PSR_PS : 0) \ |
|
| 304 |
| (env->psret? PSR_ET : 0) \ |
|
| 305 |
| env->cwp; |
|
| 301 |
tmp = GET_PSR(env); |
|
| 306 | 302 |
registers[65] = tswapl(tmp); |
| 307 | 303 |
registers[66] = tswapl(env->wim); |
| 308 | 304 |
registers[67] = tswapl(env->tbr); |
| ... | ... | |
| 317 | 313 |
|
| 318 | 314 |
static void cpu_gdb_write_registers(CPUState *env, uint8_t *mem_buf, int size) |
| 319 | 315 |
{
|
| 320 |
uint32_t *registers = (uint32_t *)mem_buf, tmp;
|
|
| 316 |
uint32_t *registers = (uint32_t *)mem_buf; |
|
| 321 | 317 |
int i; |
| 322 | 318 |
|
| 323 | 319 |
/* fill in g0..g7 */ |
| ... | ... | |
| 334 | 330 |
} |
| 335 | 331 |
/* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */ |
| 336 | 332 |
env->y = tswapl(registers[64]); |
| 337 |
tmp = tswapl(registers[65]); |
|
| 338 |
env->psr = tmp & ~PSR_ICC; |
|
| 339 |
env->psrs = (tmp & PSR_S)? 1 : 0; |
|
| 340 |
env->psrps = (tmp & PSR_PS)? 1 : 0; |
|
| 341 |
env->psret = (tmp & PSR_ET)? 1 : 0; |
|
| 342 |
env->cwp = (tmp & PSR_CWP); |
|
| 333 |
PUT_PSR(env, tswapl(registers[65])); |
|
| 343 | 334 |
env->wim = tswapl(registers[66]); |
| 344 | 335 |
env->tbr = tswapl(registers[67]); |
| 345 | 336 |
env->pc = tswapl(registers[68]); |
| ... | ... | |
| 495 | 486 |
/* disable single step if it was enable */ |
| 496 | 487 |
cpu_single_step(cpu_single_env, 0); |
| 497 | 488 |
|
| 498 |
if (reason == EXCP_DEBUG) |
|
| 489 |
if (reason == EXCP_DEBUG) {
|
|
| 490 |
tb_flush(cpu_single_env); |
|
| 499 | 491 |
ret = SIGTRAP; |
| 492 |
} |
|
| 500 | 493 |
else |
| 501 | 494 |
ret = 0; |
| 502 | 495 |
snprintf(buf, sizeof(buf), "S%02x", ret); |
Also available in: Unified diff