Revision e96efcfc target-ppc/cpu.h

b/target-ppc/cpu.h
35 35 
#define TARGET_LONG_BITS 64
36 36 
#define TARGET_GPR_BITS  64
37 37 
#define REGX "%016" PRIx64
38 
#define ADDRX "%016" PRIx64
39 38 
#elif defined(TARGET_PPCSPE)
39 
/* e500v2 have 36 bits physical address space */
40 
#define TARGET_PHYS_ADDR_BITS 64
40 41 
/* GPR are 64 bits: used by vector extension */
41 42 
typedef uint64_t ppc_gpr_t;
42 43 
#define TARGET_LONG_BITS 32
43 44 
#define TARGET_GPR_BITS  64
44 45 
#define REGX "%016" PRIx64
45 
#define ADDRX "%08" PRIx32
46 46 
#else
47 47 
typedef uint32_t ppc_gpr_t;
48 48 
#define TARGET_LONG_BITS 32
49 49 
#define TARGET_GPR_BITS  32
50 50 
#define REGX "%08" PRIx32
51 
#define ADDRX "%08" PRIx32
52 51 
#endif
53 52 

  		





  54
  53
  
    
#include "cpu-defs.h"


  		





  55
  54
  
    

  		





  
  55
  
    
#define ADDRX TARGET_FMT_lx


  		





  
  56
  
    
#define PADDRX TARGET_FMT_plx


  		





  
  57
  
    

  		





  56
  58
  
    
#include <setjmp.h>


  		





  57
  59
  
    

  		





  58
  60
  
    
#include "softfloat.h"


  		












Also available in:
  Unified diff