root / target-ppc / kvm.c @ eaabeef2
History | View | Annotate | Download (9.6 kB)
1 | d76d1650 | aurel32 | /*
|
---|---|---|---|
2 | d76d1650 | aurel32 | * PowerPC implementation of KVM hooks
|
3 | d76d1650 | aurel32 | *
|
4 | d76d1650 | aurel32 | * Copyright IBM Corp. 2007
|
5 | d76d1650 | aurel32 | *
|
6 | d76d1650 | aurel32 | * Authors:
|
7 | d76d1650 | aurel32 | * Jerone Young <jyoung5@us.ibm.com>
|
8 | d76d1650 | aurel32 | * Christian Ehrhardt <ehrhardt@linux.vnet.ibm.com>
|
9 | d76d1650 | aurel32 | * Hollis Blanchard <hollisb@us.ibm.com>
|
10 | d76d1650 | aurel32 | *
|
11 | d76d1650 | aurel32 | * This work is licensed under the terms of the GNU GPL, version 2 or later.
|
12 | d76d1650 | aurel32 | * See the COPYING file in the top-level directory.
|
13 | d76d1650 | aurel32 | *
|
14 | d76d1650 | aurel32 | */
|
15 | d76d1650 | aurel32 | |
16 | d76d1650 | aurel32 | #include <sys/types.h> |
17 | d76d1650 | aurel32 | #include <sys/ioctl.h> |
18 | d76d1650 | aurel32 | #include <sys/mman.h> |
19 | d76d1650 | aurel32 | |
20 | d76d1650 | aurel32 | #include <linux/kvm.h> |
21 | d76d1650 | aurel32 | |
22 | d76d1650 | aurel32 | #include "qemu-common.h" |
23 | d76d1650 | aurel32 | #include "qemu-timer.h" |
24 | d76d1650 | aurel32 | #include "sysemu.h" |
25 | d76d1650 | aurel32 | #include "kvm.h" |
26 | d76d1650 | aurel32 | #include "kvm_ppc.h" |
27 | d76d1650 | aurel32 | #include "cpu.h" |
28 | d76d1650 | aurel32 | #include "device_tree.h" |
29 | d76d1650 | aurel32 | |
30 | d76d1650 | aurel32 | //#define DEBUG_KVM
|
31 | d76d1650 | aurel32 | |
32 | d76d1650 | aurel32 | #ifdef DEBUG_KVM
|
33 | d76d1650 | aurel32 | #define dprintf(fmt, ...) \
|
34 | d76d1650 | aurel32 | do { fprintf(stderr, fmt, ## __VA_ARGS__); } while (0) |
35 | d76d1650 | aurel32 | #else
|
36 | d76d1650 | aurel32 | #define dprintf(fmt, ...) \
|
37 | d76d1650 | aurel32 | do { } while (0) |
38 | d76d1650 | aurel32 | #endif
|
39 | d76d1650 | aurel32 | |
40 | 94a8d39a | Jan Kiszka | const KVMCapabilityInfo kvm_arch_required_capabilities[] = {
|
41 | 94a8d39a | Jan Kiszka | KVM_CAP_LAST_INFO |
42 | 94a8d39a | Jan Kiszka | }; |
43 | 94a8d39a | Jan Kiszka | |
44 | fc87e185 | Alexander Graf | static int cap_interrupt_unset = false; |
45 | fc87e185 | Alexander Graf | static int cap_interrupt_level = false; |
46 | fc87e185 | Alexander Graf | |
47 | c821c2bd | Alexander Graf | /* XXX We have a race condition where we actually have a level triggered
|
48 | c821c2bd | Alexander Graf | * interrupt, but the infrastructure can't expose that yet, so the guest
|
49 | c821c2bd | Alexander Graf | * takes but ignores it, goes to sleep and never gets notified that there's
|
50 | c821c2bd | Alexander Graf | * still an interrupt pending.
|
51 | c6a94ba5 | Alexander Graf | *
|
52 | c821c2bd | Alexander Graf | * As a quick workaround, let's just wake up again 20 ms after we injected
|
53 | c821c2bd | Alexander Graf | * an interrupt. That way we can assure that we're always reinjecting
|
54 | c821c2bd | Alexander Graf | * interrupts in case the guest swallowed them.
|
55 | c6a94ba5 | Alexander Graf | */
|
56 | c6a94ba5 | Alexander Graf | static QEMUTimer *idle_timer;
|
57 | c6a94ba5 | Alexander Graf | |
58 | c821c2bd | Alexander Graf | static void kvm_kick_env(void *env) |
59 | c6a94ba5 | Alexander Graf | { |
60 | c821c2bd | Alexander Graf | qemu_cpu_kick(env); |
61 | c6a94ba5 | Alexander Graf | } |
62 | c6a94ba5 | Alexander Graf | |
63 | cad1e282 | Jan Kiszka | int kvm_arch_init(KVMState *s)
|
64 | d76d1650 | aurel32 | { |
65 | fc87e185 | Alexander Graf | #ifdef KVM_CAP_PPC_UNSET_IRQ
|
66 | fc87e185 | Alexander Graf | cap_interrupt_unset = kvm_check_extension(s, KVM_CAP_PPC_UNSET_IRQ); |
67 | fc87e185 | Alexander Graf | #endif
|
68 | fc87e185 | Alexander Graf | #ifdef KVM_CAP_PPC_IRQ_LEVEL
|
69 | fc87e185 | Alexander Graf | cap_interrupt_level = kvm_check_extension(s, KVM_CAP_PPC_IRQ_LEVEL); |
70 | fc87e185 | Alexander Graf | #endif
|
71 | fc87e185 | Alexander Graf | |
72 | fc87e185 | Alexander Graf | if (!cap_interrupt_level) {
|
73 | fc87e185 | Alexander Graf | fprintf(stderr, "KVM: Couldn't find level irq capability. Expect the "
|
74 | fc87e185 | Alexander Graf | "VM to stall at times!\n");
|
75 | fc87e185 | Alexander Graf | } |
76 | fc87e185 | Alexander Graf | |
77 | d76d1650 | aurel32 | return 0; |
78 | d76d1650 | aurel32 | } |
79 | d76d1650 | aurel32 | |
80 | d76d1650 | aurel32 | int kvm_arch_init_vcpu(CPUState *cenv)
|
81 | d76d1650 | aurel32 | { |
82 | 861bbc80 | Alexander Graf | int ret = 0; |
83 | 861bbc80 | Alexander Graf | struct kvm_sregs sregs;
|
84 | 861bbc80 | Alexander Graf | |
85 | 861bbc80 | Alexander Graf | sregs.pvr = cenv->spr[SPR_PVR]; |
86 | 861bbc80 | Alexander Graf | ret = kvm_vcpu_ioctl(cenv, KVM_SET_SREGS, &sregs); |
87 | 861bbc80 | Alexander Graf | |
88 | 74475455 | Paolo Bonzini | idle_timer = qemu_new_timer_ns(vm_clock, kvm_kick_env, cenv); |
89 | c821c2bd | Alexander Graf | |
90 | 861bbc80 | Alexander Graf | return ret;
|
91 | d76d1650 | aurel32 | } |
92 | d76d1650 | aurel32 | |
93 | caa5af0f | Jan Kiszka | void kvm_arch_reset_vcpu(CPUState *env)
|
94 | caa5af0f | Jan Kiszka | { |
95 | caa5af0f | Jan Kiszka | } |
96 | caa5af0f | Jan Kiszka | |
97 | ea375f9a | Jan Kiszka | int kvm_arch_put_registers(CPUState *env, int level) |
98 | d76d1650 | aurel32 | { |
99 | d76d1650 | aurel32 | struct kvm_regs regs;
|
100 | d76d1650 | aurel32 | int ret;
|
101 | d76d1650 | aurel32 | int i;
|
102 | d76d1650 | aurel32 | |
103 | d76d1650 | aurel32 | ret = kvm_vcpu_ioctl(env, KVM_GET_REGS, ®s); |
104 | d76d1650 | aurel32 | if (ret < 0) |
105 | d76d1650 | aurel32 | return ret;
|
106 | d76d1650 | aurel32 | |
107 | d76d1650 | aurel32 | regs.ctr = env->ctr; |
108 | d76d1650 | aurel32 | regs.lr = env->lr; |
109 | d76d1650 | aurel32 | regs.xer = env->xer; |
110 | d76d1650 | aurel32 | regs.msr = env->msr; |
111 | d76d1650 | aurel32 | regs.pc = env->nip; |
112 | d76d1650 | aurel32 | |
113 | d76d1650 | aurel32 | regs.srr0 = env->spr[SPR_SRR0]; |
114 | d76d1650 | aurel32 | regs.srr1 = env->spr[SPR_SRR1]; |
115 | d76d1650 | aurel32 | |
116 | d76d1650 | aurel32 | regs.sprg0 = env->spr[SPR_SPRG0]; |
117 | d76d1650 | aurel32 | regs.sprg1 = env->spr[SPR_SPRG1]; |
118 | d76d1650 | aurel32 | regs.sprg2 = env->spr[SPR_SPRG2]; |
119 | d76d1650 | aurel32 | regs.sprg3 = env->spr[SPR_SPRG3]; |
120 | d76d1650 | aurel32 | regs.sprg4 = env->spr[SPR_SPRG4]; |
121 | d76d1650 | aurel32 | regs.sprg5 = env->spr[SPR_SPRG5]; |
122 | d76d1650 | aurel32 | regs.sprg6 = env->spr[SPR_SPRG6]; |
123 | d76d1650 | aurel32 | regs.sprg7 = env->spr[SPR_SPRG7]; |
124 | d76d1650 | aurel32 | |
125 | d76d1650 | aurel32 | for (i = 0;i < 32; i++) |
126 | d76d1650 | aurel32 | regs.gpr[i] = env->gpr[i]; |
127 | d76d1650 | aurel32 | |
128 | d76d1650 | aurel32 | ret = kvm_vcpu_ioctl(env, KVM_SET_REGS, ®s); |
129 | d76d1650 | aurel32 | if (ret < 0) |
130 | d76d1650 | aurel32 | return ret;
|
131 | d76d1650 | aurel32 | |
132 | d76d1650 | aurel32 | return ret;
|
133 | d76d1650 | aurel32 | } |
134 | d76d1650 | aurel32 | |
135 | d76d1650 | aurel32 | int kvm_arch_get_registers(CPUState *env)
|
136 | d76d1650 | aurel32 | { |
137 | d76d1650 | aurel32 | struct kvm_regs regs;
|
138 | ba5e5090 | Alexander Graf | struct kvm_sregs sregs;
|
139 | 138b38b6 | Alexander Graf | int i, ret;
|
140 | d76d1650 | aurel32 | |
141 | d76d1650 | aurel32 | ret = kvm_vcpu_ioctl(env, KVM_GET_REGS, ®s); |
142 | d76d1650 | aurel32 | if (ret < 0) |
143 | d76d1650 | aurel32 | return ret;
|
144 | d76d1650 | aurel32 | |
145 | ba5e5090 | Alexander Graf | ret = kvm_vcpu_ioctl(env, KVM_GET_SREGS, &sregs); |
146 | ba5e5090 | Alexander Graf | if (ret < 0) |
147 | ba5e5090 | Alexander Graf | return ret;
|
148 | ba5e5090 | Alexander Graf | |
149 | d76d1650 | aurel32 | env->ctr = regs.ctr; |
150 | d76d1650 | aurel32 | env->lr = regs.lr; |
151 | d76d1650 | aurel32 | env->xer = regs.xer; |
152 | d76d1650 | aurel32 | env->msr = regs.msr; |
153 | d76d1650 | aurel32 | env->nip = regs.pc; |
154 | d76d1650 | aurel32 | |
155 | d76d1650 | aurel32 | env->spr[SPR_SRR0] = regs.srr0; |
156 | d76d1650 | aurel32 | env->spr[SPR_SRR1] = regs.srr1; |
157 | d76d1650 | aurel32 | |
158 | d76d1650 | aurel32 | env->spr[SPR_SPRG0] = regs.sprg0; |
159 | d76d1650 | aurel32 | env->spr[SPR_SPRG1] = regs.sprg1; |
160 | d76d1650 | aurel32 | env->spr[SPR_SPRG2] = regs.sprg2; |
161 | d76d1650 | aurel32 | env->spr[SPR_SPRG3] = regs.sprg3; |
162 | d76d1650 | aurel32 | env->spr[SPR_SPRG4] = regs.sprg4; |
163 | d76d1650 | aurel32 | env->spr[SPR_SPRG5] = regs.sprg5; |
164 | d76d1650 | aurel32 | env->spr[SPR_SPRG6] = regs.sprg6; |
165 | d76d1650 | aurel32 | env->spr[SPR_SPRG7] = regs.sprg7; |
166 | d76d1650 | aurel32 | |
167 | d76d1650 | aurel32 | for (i = 0;i < 32; i++) |
168 | d76d1650 | aurel32 | env->gpr[i] = regs.gpr[i]; |
169 | d76d1650 | aurel32 | |
170 | ba5e5090 | Alexander Graf | #ifdef KVM_CAP_PPC_SEGSTATE
|
171 | ba5e5090 | Alexander Graf | if (kvm_check_extension(env->kvm_state, KVM_CAP_PPC_SEGSTATE)) {
|
172 | ba5e5090 | Alexander Graf | env->sdr1 = sregs.u.s.sdr1; |
173 | ba5e5090 | Alexander Graf | |
174 | ba5e5090 | Alexander Graf | /* Sync SLB */
|
175 | 82c09f2f | Alexander Graf | #ifdef TARGET_PPC64
|
176 | ba5e5090 | Alexander Graf | for (i = 0; i < 64; i++) { |
177 | ba5e5090 | Alexander Graf | ppc_store_slb(env, sregs.u.s.ppc64.slb[i].slbe, |
178 | ba5e5090 | Alexander Graf | sregs.u.s.ppc64.slb[i].slbv); |
179 | ba5e5090 | Alexander Graf | } |
180 | 82c09f2f | Alexander Graf | #endif
|
181 | ba5e5090 | Alexander Graf | |
182 | ba5e5090 | Alexander Graf | /* Sync SRs */
|
183 | ba5e5090 | Alexander Graf | for (i = 0; i < 16; i++) { |
184 | ba5e5090 | Alexander Graf | env->sr[i] = sregs.u.s.ppc32.sr[i]; |
185 | ba5e5090 | Alexander Graf | } |
186 | ba5e5090 | Alexander Graf | |
187 | ba5e5090 | Alexander Graf | /* Sync BATs */
|
188 | ba5e5090 | Alexander Graf | for (i = 0; i < 8; i++) { |
189 | ba5e5090 | Alexander Graf | env->DBAT[0][i] = sregs.u.s.ppc32.dbat[i] & 0xffffffff; |
190 | ba5e5090 | Alexander Graf | env->DBAT[1][i] = sregs.u.s.ppc32.dbat[i] >> 32; |
191 | ba5e5090 | Alexander Graf | env->IBAT[0][i] = sregs.u.s.ppc32.ibat[i] & 0xffffffff; |
192 | ba5e5090 | Alexander Graf | env->IBAT[1][i] = sregs.u.s.ppc32.ibat[i] >> 32; |
193 | ba5e5090 | Alexander Graf | } |
194 | ba5e5090 | Alexander Graf | } |
195 | ba5e5090 | Alexander Graf | #endif
|
196 | ba5e5090 | Alexander Graf | |
197 | d76d1650 | aurel32 | return 0; |
198 | d76d1650 | aurel32 | } |
199 | d76d1650 | aurel32 | |
200 | fc87e185 | Alexander Graf | int kvmppc_set_interrupt(CPUState *env, int irq, int level) |
201 | fc87e185 | Alexander Graf | { |
202 | fc87e185 | Alexander Graf | unsigned virq = level ? KVM_INTERRUPT_SET_LEVEL : KVM_INTERRUPT_UNSET;
|
203 | fc87e185 | Alexander Graf | |
204 | fc87e185 | Alexander Graf | if (irq != PPC_INTERRUPT_EXT) {
|
205 | fc87e185 | Alexander Graf | return 0; |
206 | fc87e185 | Alexander Graf | } |
207 | fc87e185 | Alexander Graf | |
208 | fc87e185 | Alexander Graf | if (!kvm_enabled() || !cap_interrupt_unset || !cap_interrupt_level) {
|
209 | fc87e185 | Alexander Graf | return 0; |
210 | fc87e185 | Alexander Graf | } |
211 | fc87e185 | Alexander Graf | |
212 | fc87e185 | Alexander Graf | kvm_vcpu_ioctl(env, KVM_INTERRUPT, &virq); |
213 | fc87e185 | Alexander Graf | |
214 | fc87e185 | Alexander Graf | return 0; |
215 | fc87e185 | Alexander Graf | } |
216 | fc87e185 | Alexander Graf | |
217 | 16415335 | Alexander Graf | #if defined(TARGET_PPCEMB)
|
218 | 16415335 | Alexander Graf | #define PPC_INPUT_INT PPC40x_INPUT_INT
|
219 | 16415335 | Alexander Graf | #elif defined(TARGET_PPC64)
|
220 | 16415335 | Alexander Graf | #define PPC_INPUT_INT PPC970_INPUT_INT
|
221 | 16415335 | Alexander Graf | #else
|
222 | 16415335 | Alexander Graf | #define PPC_INPUT_INT PPC6xx_INPUT_INT
|
223 | 16415335 | Alexander Graf | #endif
|
224 | 16415335 | Alexander Graf | |
225 | bdcbd3e2 | Jan Kiszka | void kvm_arch_pre_run(CPUState *env, struct kvm_run *run) |
226 | d76d1650 | aurel32 | { |
227 | d76d1650 | aurel32 | int r;
|
228 | d76d1650 | aurel32 | unsigned irq;
|
229 | d76d1650 | aurel32 | |
230 | d76d1650 | aurel32 | /* PowerPC Qemu tracks the various core input pins (interrupt, critical
|
231 | d76d1650 | aurel32 | * interrupt, reset, etc) in PPC-specific env->irq_input_state. */
|
232 | fc87e185 | Alexander Graf | if (!cap_interrupt_level &&
|
233 | fc87e185 | Alexander Graf | run->ready_for_interrupt_injection && |
234 | d76d1650 | aurel32 | (env->interrupt_request & CPU_INTERRUPT_HARD) && |
235 | 16415335 | Alexander Graf | (env->irq_input_state & (1<<PPC_INPUT_INT)))
|
236 | d76d1650 | aurel32 | { |
237 | d76d1650 | aurel32 | /* For now KVM disregards the 'irq' argument. However, in the
|
238 | d76d1650 | aurel32 | * future KVM could cache it in-kernel to avoid a heavyweight exit
|
239 | d76d1650 | aurel32 | * when reading the UIC.
|
240 | d76d1650 | aurel32 | */
|
241 | fc87e185 | Alexander Graf | irq = KVM_INTERRUPT_SET; |
242 | d76d1650 | aurel32 | |
243 | d76d1650 | aurel32 | dprintf("injected interrupt %d\n", irq);
|
244 | d76d1650 | aurel32 | r = kvm_vcpu_ioctl(env, KVM_INTERRUPT, &irq); |
245 | d76d1650 | aurel32 | if (r < 0) |
246 | d76d1650 | aurel32 | printf("cpu %d fail inject %x\n", env->cpu_index, irq);
|
247 | c821c2bd | Alexander Graf | |
248 | c821c2bd | Alexander Graf | /* Always wake up soon in case the interrupt was level based */
|
249 | 74475455 | Paolo Bonzini | qemu_mod_timer(idle_timer, qemu_get_clock_ns(vm_clock) + |
250 | c821c2bd | Alexander Graf | (get_ticks_per_sec() / 50));
|
251 | d76d1650 | aurel32 | } |
252 | d76d1650 | aurel32 | |
253 | d76d1650 | aurel32 | /* We don't know if there are more interrupts pending after this. However,
|
254 | d76d1650 | aurel32 | * the guest will return to userspace in the course of handling this one
|
255 | d76d1650 | aurel32 | * anyways, so we will get a chance to deliver the rest. */
|
256 | d76d1650 | aurel32 | } |
257 | d76d1650 | aurel32 | |
258 | 7a39fe58 | Jan Kiszka | void kvm_arch_post_run(CPUState *env, struct kvm_run *run) |
259 | d76d1650 | aurel32 | { |
260 | d76d1650 | aurel32 | } |
261 | d76d1650 | aurel32 | |
262 | 99036865 | Jan Kiszka | int kvm_arch_process_async_events(CPUState *env)
|
263 | 0af691d7 | Marcelo Tosatti | { |
264 | bdcbd3e2 | Jan Kiszka | return 0; |
265 | 0af691d7 | Marcelo Tosatti | } |
266 | 0af691d7 | Marcelo Tosatti | |
267 | d76d1650 | aurel32 | static int kvmppc_handle_halt(CPUState *env) |
268 | d76d1650 | aurel32 | { |
269 | d76d1650 | aurel32 | if (!(env->interrupt_request & CPU_INTERRUPT_HARD) && (msr_ee)) {
|
270 | d76d1650 | aurel32 | env->halted = 1;
|
271 | d76d1650 | aurel32 | env->exception_index = EXCP_HLT; |
272 | d76d1650 | aurel32 | } |
273 | d76d1650 | aurel32 | |
274 | bb4ea393 | Jan Kiszka | return 0; |
275 | d76d1650 | aurel32 | } |
276 | d76d1650 | aurel32 | |
277 | d76d1650 | aurel32 | /* map dcr access to existing qemu dcr emulation */
|
278 | d76d1650 | aurel32 | static int kvmppc_handle_dcr_read(CPUState *env, uint32_t dcrn, uint32_t *data) |
279 | d76d1650 | aurel32 | { |
280 | d76d1650 | aurel32 | if (ppc_dcr_read(env->dcr_env, dcrn, data) < 0) |
281 | d76d1650 | aurel32 | fprintf(stderr, "Read to unhandled DCR (0x%x)\n", dcrn);
|
282 | d76d1650 | aurel32 | |
283 | bb4ea393 | Jan Kiszka | return 0; |
284 | d76d1650 | aurel32 | } |
285 | d76d1650 | aurel32 | |
286 | d76d1650 | aurel32 | static int kvmppc_handle_dcr_write(CPUState *env, uint32_t dcrn, uint32_t data) |
287 | d76d1650 | aurel32 | { |
288 | d76d1650 | aurel32 | if (ppc_dcr_write(env->dcr_env, dcrn, data) < 0) |
289 | d76d1650 | aurel32 | fprintf(stderr, "Write to unhandled DCR (0x%x)\n", dcrn);
|
290 | d76d1650 | aurel32 | |
291 | bb4ea393 | Jan Kiszka | return 0; |
292 | d76d1650 | aurel32 | } |
293 | d76d1650 | aurel32 | |
294 | d76d1650 | aurel32 | int kvm_arch_handle_exit(CPUState *env, struct kvm_run *run) |
295 | d76d1650 | aurel32 | { |
296 | bb4ea393 | Jan Kiszka | int ret;
|
297 | d76d1650 | aurel32 | |
298 | d76d1650 | aurel32 | switch (run->exit_reason) {
|
299 | d76d1650 | aurel32 | case KVM_EXIT_DCR:
|
300 | d76d1650 | aurel32 | if (run->dcr.is_write) {
|
301 | d76d1650 | aurel32 | dprintf("handle dcr write\n");
|
302 | d76d1650 | aurel32 | ret = kvmppc_handle_dcr_write(env, run->dcr.dcrn, run->dcr.data); |
303 | d76d1650 | aurel32 | } else {
|
304 | d76d1650 | aurel32 | dprintf("handle dcr read\n");
|
305 | d76d1650 | aurel32 | ret = kvmppc_handle_dcr_read(env, run->dcr.dcrn, &run->dcr.data); |
306 | d76d1650 | aurel32 | } |
307 | d76d1650 | aurel32 | break;
|
308 | d76d1650 | aurel32 | case KVM_EXIT_HLT:
|
309 | d76d1650 | aurel32 | dprintf("handle halt\n");
|
310 | d76d1650 | aurel32 | ret = kvmppc_handle_halt(env); |
311 | d76d1650 | aurel32 | break;
|
312 | 73aaec4a | Jan Kiszka | default:
|
313 | 73aaec4a | Jan Kiszka | fprintf(stderr, "KVM: unknown exit reason %d\n", run->exit_reason);
|
314 | 73aaec4a | Jan Kiszka | ret = -1;
|
315 | 73aaec4a | Jan Kiszka | break;
|
316 | d76d1650 | aurel32 | } |
317 | d76d1650 | aurel32 | |
318 | d76d1650 | aurel32 | return ret;
|
319 | d76d1650 | aurel32 | } |
320 | d76d1650 | aurel32 | |
321 | dc333cd6 | Alexander Graf | static int read_cpuinfo(const char *field, char *value, int len) |
322 | dc333cd6 | Alexander Graf | { |
323 | dc333cd6 | Alexander Graf | FILE *f; |
324 | dc333cd6 | Alexander Graf | int ret = -1; |
325 | dc333cd6 | Alexander Graf | int field_len = strlen(field);
|
326 | dc333cd6 | Alexander Graf | char line[512]; |
327 | dc333cd6 | Alexander Graf | |
328 | dc333cd6 | Alexander Graf | f = fopen("/proc/cpuinfo", "r"); |
329 | dc333cd6 | Alexander Graf | if (!f) {
|
330 | dc333cd6 | Alexander Graf | return -1; |
331 | dc333cd6 | Alexander Graf | } |
332 | dc333cd6 | Alexander Graf | |
333 | dc333cd6 | Alexander Graf | do {
|
334 | dc333cd6 | Alexander Graf | if(!fgets(line, sizeof(line), f)) { |
335 | dc333cd6 | Alexander Graf | break;
|
336 | dc333cd6 | Alexander Graf | } |
337 | dc333cd6 | Alexander Graf | if (!strncmp(line, field, field_len)) {
|
338 | dc333cd6 | Alexander Graf | strncpy(value, line, len); |
339 | dc333cd6 | Alexander Graf | ret = 0;
|
340 | dc333cd6 | Alexander Graf | break;
|
341 | dc333cd6 | Alexander Graf | } |
342 | dc333cd6 | Alexander Graf | } while(*line);
|
343 | dc333cd6 | Alexander Graf | |
344 | dc333cd6 | Alexander Graf | fclose(f); |
345 | dc333cd6 | Alexander Graf | |
346 | dc333cd6 | Alexander Graf | return ret;
|
347 | dc333cd6 | Alexander Graf | } |
348 | dc333cd6 | Alexander Graf | |
349 | dc333cd6 | Alexander Graf | uint32_t kvmppc_get_tbfreq(void)
|
350 | dc333cd6 | Alexander Graf | { |
351 | dc333cd6 | Alexander Graf | char line[512]; |
352 | dc333cd6 | Alexander Graf | char *ns;
|
353 | dc333cd6 | Alexander Graf | uint32_t retval = get_ticks_per_sec(); |
354 | dc333cd6 | Alexander Graf | |
355 | dc333cd6 | Alexander Graf | if (read_cpuinfo("timebase", line, sizeof(line))) { |
356 | dc333cd6 | Alexander Graf | return retval;
|
357 | dc333cd6 | Alexander Graf | } |
358 | dc333cd6 | Alexander Graf | |
359 | dc333cd6 | Alexander Graf | if (!(ns = strchr(line, ':'))) { |
360 | dc333cd6 | Alexander Graf | return retval;
|
361 | dc333cd6 | Alexander Graf | } |
362 | dc333cd6 | Alexander Graf | |
363 | dc333cd6 | Alexander Graf | ns++; |
364 | dc333cd6 | Alexander Graf | |
365 | dc333cd6 | Alexander Graf | retval = atoi(ns); |
366 | dc333cd6 | Alexander Graf | return retval;
|
367 | dc333cd6 | Alexander Graf | } |
368 | 4513d923 | Gleb Natapov | |
369 | 45024f09 | Alexander Graf | int kvmppc_get_hypercall(CPUState *env, uint8_t *buf, int buf_len) |
370 | 45024f09 | Alexander Graf | { |
371 | 45024f09 | Alexander Graf | uint32_t *hc = (uint32_t*)buf; |
372 | 45024f09 | Alexander Graf | |
373 | 45024f09 | Alexander Graf | #ifdef KVM_CAP_PPC_GET_PVINFO
|
374 | 45024f09 | Alexander Graf | struct kvm_ppc_pvinfo pvinfo;
|
375 | 45024f09 | Alexander Graf | |
376 | 45024f09 | Alexander Graf | if (kvm_check_extension(env->kvm_state, KVM_CAP_PPC_GET_PVINFO) &&
|
377 | 45024f09 | Alexander Graf | !kvm_vm_ioctl(env->kvm_state, KVM_PPC_GET_PVINFO, &pvinfo)) { |
378 | 45024f09 | Alexander Graf | memcpy(buf, pvinfo.hcall, buf_len); |
379 | 45024f09 | Alexander Graf | |
380 | 45024f09 | Alexander Graf | return 0; |
381 | 45024f09 | Alexander Graf | } |
382 | 45024f09 | Alexander Graf | #endif
|
383 | 45024f09 | Alexander Graf | |
384 | 45024f09 | Alexander Graf | /*
|
385 | 45024f09 | Alexander Graf | * Fallback to always fail hypercalls:
|
386 | 45024f09 | Alexander Graf | *
|
387 | 45024f09 | Alexander Graf | * li r3, -1
|
388 | 45024f09 | Alexander Graf | * nop
|
389 | 45024f09 | Alexander Graf | * nop
|
390 | 45024f09 | Alexander Graf | * nop
|
391 | 45024f09 | Alexander Graf | */
|
392 | 45024f09 | Alexander Graf | |
393 | 45024f09 | Alexander Graf | hc[0] = 0x3860ffff; |
394 | 45024f09 | Alexander Graf | hc[1] = 0x60000000; |
395 | 45024f09 | Alexander Graf | hc[2] = 0x60000000; |
396 | 45024f09 | Alexander Graf | hc[3] = 0x60000000; |
397 | 45024f09 | Alexander Graf | |
398 | 45024f09 | Alexander Graf | return 0; |
399 | 45024f09 | Alexander Graf | } |
400 | 45024f09 | Alexander Graf | |
401 | 4513d923 | Gleb Natapov | bool kvm_arch_stop_on_emulation_error(CPUState *env)
|
402 | 4513d923 | Gleb Natapov | { |
403 | 4513d923 | Gleb Natapov | return true; |
404 | 4513d923 | Gleb Natapov | } |
405 | a1b87fe0 | Jan Kiszka | |
406 | a1b87fe0 | Jan Kiszka | int kvm_arch_on_sigbus_vcpu(CPUState *env, int code, void *addr) |
407 | a1b87fe0 | Jan Kiszka | { |
408 | a1b87fe0 | Jan Kiszka | return 1; |
409 | a1b87fe0 | Jan Kiszka | } |
410 | a1b87fe0 | Jan Kiszka | |
411 | a1b87fe0 | Jan Kiszka | int kvm_arch_on_sigbus(int code, void *addr) |
412 | a1b87fe0 | Jan Kiszka | { |
413 | a1b87fe0 | Jan Kiszka | return 1; |
414 | a1b87fe0 | Jan Kiszka | } |