root / target-sparc / exec.h @ ee5bbe38
History | View | Annotate | Download (3.3 kB)
1 | 7a3f1944 | bellard | #ifndef EXEC_SPARC_H
|
---|---|---|---|
2 | 7a3f1944 | bellard | #define EXEC_SPARC_H 1 |
3 | 7a3f1944 | bellard | #include "dyngen-exec.h" |
4 | 3475187d | bellard | #include "config.h" |
5 | 7a3f1944 | bellard | |
6 | 7a3f1944 | bellard | register struct CPUSPARCState *env asm(AREG0); |
7 | af7bf89b | bellard | #ifdef TARGET_SPARC64
|
8 | af7bf89b | bellard | #define T0 (env->t0)
|
9 | af7bf89b | bellard | #define T1 (env->t1)
|
10 | af7bf89b | bellard | #define T2 (env->t2)
|
11 | 3475187d | bellard | #define REGWPTR env->regwptr
|
12 | af7bf89b | bellard | #else
|
13 | 7a3f1944 | bellard | register uint32_t T0 asm(AREG1); |
14 | 7a3f1944 | bellard | register uint32_t T1 asm(AREG2); |
15 | 3475187d | bellard | |
16 | 3475187d | bellard | #undef REG_REGWPTR // Broken |
17 | 3475187d | bellard | #ifdef REG_REGWPTR
|
18 | 3475187d | bellard | register uint32_t *REGWPTR asm(AREG3); |
19 | 3475187d | bellard | #define reg_REGWPTR
|
20 | 3475187d | bellard | |
21 | 3475187d | bellard | #ifdef AREG4
|
22 | 3475187d | bellard | register uint32_t T2 asm(AREG4); |
23 | 3475187d | bellard | #define reg_T2
|
24 | 3475187d | bellard | #else
|
25 | 3475187d | bellard | #define T2 (env->t2)
|
26 | 3475187d | bellard | #endif
|
27 | 3475187d | bellard | |
28 | 3475187d | bellard | #else
|
29 | 3475187d | bellard | #define REGWPTR env->regwptr
|
30 | 7a3f1944 | bellard | register uint32_t T2 asm(AREG3); |
31 | 3475187d | bellard | #define reg_T2
|
32 | 3475187d | bellard | #endif
|
33 | af7bf89b | bellard | #endif
|
34 | 3475187d | bellard | |
35 | e8af50a3 | bellard | #define FT0 (env->ft0)
|
36 | e8af50a3 | bellard | #define FT1 (env->ft1)
|
37 | e8af50a3 | bellard | #define DT0 (env->dt0)
|
38 | e8af50a3 | bellard | #define DT1 (env->dt1)
|
39 | 7a3f1944 | bellard | |
40 | 7a3f1944 | bellard | #include "cpu.h" |
41 | 7a3f1944 | bellard | #include "exec-all.h" |
42 | 7a3f1944 | bellard | |
43 | 7a3f1944 | bellard | void cpu_lock(void); |
44 | 7a3f1944 | bellard | void cpu_unlock(void); |
45 | 7a3f1944 | bellard | void cpu_loop_exit(void); |
46 | 658138bc | bellard | void helper_flush(target_ulong addr);
|
47 | e8af50a3 | bellard | void helper_ld_asi(int asi, int size, int sign); |
48 | e8af50a3 | bellard | void helper_st_asi(int asi, int size, int sign); |
49 | e8af50a3 | bellard | void helper_rett(void); |
50 | 8d5f07fa | bellard | void helper_ldfsr(void); |
51 | e8af50a3 | bellard | void set_cwp(int new_cwp); |
52 | a0c4cb4a | bellard | void do_fitos(void); |
53 | a0c4cb4a | bellard | void do_fitod(void); |
54 | e8af50a3 | bellard | void do_fabss(void); |
55 | e8af50a3 | bellard | void do_fsqrts(void); |
56 | e8af50a3 | bellard | void do_fsqrtd(void); |
57 | e8af50a3 | bellard | void do_fcmps(void); |
58 | e8af50a3 | bellard | void do_fcmpd(void); |
59 | 3475187d | bellard | #ifdef TARGET_SPARC64
|
60 | 3475187d | bellard | void do_fabsd(void); |
61 | 3475187d | bellard | void do_fcmps_fcc1(void); |
62 | 3475187d | bellard | void do_fcmpd_fcc1(void); |
63 | 3475187d | bellard | void do_fcmps_fcc2(void); |
64 | 3475187d | bellard | void do_fcmpd_fcc2(void); |
65 | 3475187d | bellard | void do_fcmps_fcc3(void); |
66 | 3475187d | bellard | void do_fcmpd_fcc3(void); |
67 | 3475187d | bellard | void do_popc();
|
68 | 3475187d | bellard | #endif
|
69 | af7bf89b | bellard | void do_ldd_kernel(target_ulong addr);
|
70 | af7bf89b | bellard | void do_ldd_user(target_ulong addr);
|
71 | af7bf89b | bellard | void do_ldd_raw(target_ulong addr);
|
72 | 878d3096 | bellard | void do_interrupt(int intno); |
73 | e8af50a3 | bellard | void raise_exception(int tt); |
74 | af7bf89b | bellard | void memcpy32(target_ulong *dst, const target_ulong *src); |
75 | ee5bbe38 | bellard | target_ulong mmu_probe(CPUState *env, target_ulong address, int mmulev);
|
76 | ee5bbe38 | bellard | void dump_mmu(CPUState *env);
|
77 | e80cfcfc | bellard | void helper_debug();
|
78 | af7bf89b | bellard | void do_wrpsr();
|
79 | af7bf89b | bellard | void do_rdpsr();
|
80 | e8af50a3 | bellard | |
81 | e8af50a3 | bellard | /* XXX: move that to a generic header */
|
82 | e8af50a3 | bellard | #if !defined(CONFIG_USER_ONLY)
|
83 | e8af50a3 | bellard | |
84 | e8af50a3 | bellard | #define ldul_user ldl_user
|
85 | e8af50a3 | bellard | #define ldul_kernel ldl_kernel
|
86 | e8af50a3 | bellard | |
87 | e8af50a3 | bellard | #define ACCESS_TYPE 0 |
88 | e8af50a3 | bellard | #define MEMSUFFIX _kernel
|
89 | e8af50a3 | bellard | #define DATA_SIZE 1 |
90 | e8af50a3 | bellard | #include "softmmu_header.h" |
91 | e8af50a3 | bellard | |
92 | e8af50a3 | bellard | #define DATA_SIZE 2 |
93 | e8af50a3 | bellard | #include "softmmu_header.h" |
94 | e8af50a3 | bellard | |
95 | e8af50a3 | bellard | #define DATA_SIZE 4 |
96 | e8af50a3 | bellard | #include "softmmu_header.h" |
97 | e8af50a3 | bellard | |
98 | e8af50a3 | bellard | #define DATA_SIZE 8 |
99 | e8af50a3 | bellard | #include "softmmu_header.h" |
100 | e8af50a3 | bellard | #undef ACCESS_TYPE
|
101 | e8af50a3 | bellard | #undef MEMSUFFIX
|
102 | e8af50a3 | bellard | |
103 | e8af50a3 | bellard | #define ACCESS_TYPE 1 |
104 | e8af50a3 | bellard | #define MEMSUFFIX _user
|
105 | e8af50a3 | bellard | #define DATA_SIZE 1 |
106 | e8af50a3 | bellard | #include "softmmu_header.h" |
107 | e8af50a3 | bellard | |
108 | e8af50a3 | bellard | #define DATA_SIZE 2 |
109 | e8af50a3 | bellard | #include "softmmu_header.h" |
110 | e8af50a3 | bellard | |
111 | e8af50a3 | bellard | #define DATA_SIZE 4 |
112 | e8af50a3 | bellard | #include "softmmu_header.h" |
113 | e8af50a3 | bellard | |
114 | e8af50a3 | bellard | #define DATA_SIZE 8 |
115 | e8af50a3 | bellard | #include "softmmu_header.h" |
116 | e8af50a3 | bellard | #undef ACCESS_TYPE
|
117 | e8af50a3 | bellard | #undef MEMSUFFIX
|
118 | e8af50a3 | bellard | |
119 | e8af50a3 | bellard | /* these access are slower, they must be as rare as possible */
|
120 | e8af50a3 | bellard | #define ACCESS_TYPE 2 |
121 | e8af50a3 | bellard | #define MEMSUFFIX _data
|
122 | e8af50a3 | bellard | #define DATA_SIZE 1 |
123 | e8af50a3 | bellard | #include "softmmu_header.h" |
124 | e8af50a3 | bellard | |
125 | e8af50a3 | bellard | #define DATA_SIZE 2 |
126 | e8af50a3 | bellard | #include "softmmu_header.h" |
127 | e8af50a3 | bellard | |
128 | e8af50a3 | bellard | #define DATA_SIZE 4 |
129 | e8af50a3 | bellard | #include "softmmu_header.h" |
130 | e8af50a3 | bellard | |
131 | e8af50a3 | bellard | #define DATA_SIZE 8 |
132 | e8af50a3 | bellard | #include "softmmu_header.h" |
133 | e8af50a3 | bellard | #undef ACCESS_TYPE
|
134 | e8af50a3 | bellard | #undef MEMSUFFIX
|
135 | e8af50a3 | bellard | |
136 | e8af50a3 | bellard | #define ldub(p) ldub_data(p)
|
137 | e8af50a3 | bellard | #define ldsb(p) ldsb_data(p)
|
138 | e8af50a3 | bellard | #define lduw(p) lduw_data(p)
|
139 | e8af50a3 | bellard | #define ldsw(p) ldsw_data(p)
|
140 | e8af50a3 | bellard | #define ldl(p) ldl_data(p)
|
141 | e8af50a3 | bellard | #define ldq(p) ldq_data(p)
|
142 | e8af50a3 | bellard | |
143 | e8af50a3 | bellard | #define stb(p, v) stb_data(p, v)
|
144 | e8af50a3 | bellard | #define stw(p, v) stw_data(p, v)
|
145 | e8af50a3 | bellard | #define stl(p, v) stl_data(p, v)
|
146 | e8af50a3 | bellard | #define stq(p, v) stq_data(p, v)
|
147 | e8af50a3 | bellard | |
148 | e8af50a3 | bellard | #endif /* !defined(CONFIG_USER_ONLY) */ |
149 | 0d1a29f9 | bellard | |
150 | 0d1a29f9 | bellard | static inline void env_to_regs(void) |
151 | 0d1a29f9 | bellard | { |
152 | 0d1a29f9 | bellard | } |
153 | 0d1a29f9 | bellard | |
154 | 0d1a29f9 | bellard | static inline void regs_to_env(void) |
155 | 0d1a29f9 | bellard | { |
156 | 0d1a29f9 | bellard | } |
157 | 0d1a29f9 | bellard | |
158 | 9d893301 | bellard | int cpu_sparc_handle_mmu_fault(CPUState *env, target_ulong address, int rw, |
159 | 9d893301 | bellard | int is_user, int is_softmmu); |
160 | 9d893301 | bellard | |
161 | 7a3f1944 | bellard | #endif |