Revision f0685f6e

b/target-ppc/op_helper_mem.h
252 252
     * (not a fetch) by the MMU. To be sure it will be so,
253 253
     * do the load "by hand".
254 254
     */
255
    tmp = glue(ldl, MEMSUFFIX)((uint32_t)T0);
256 255
    T0 &= ~(env->icache_line_size - 1);
256
    tmp = glue(ldl, MEMSUFFIX)((uint32_t)T0);
257 257
    tb_invalidate_page_range((uint32_t)T0,
258 258
                             (uint32_t)(T0 + env->icache_line_size));
259 259
}
......
267 267
     * (not a fetch) by the MMU. To be sure it will be so,
268 268
     * do the load "by hand".
269 269
     */
270
    tmp = glue(ldq, MEMSUFFIX)((uint64_t)T0);
271 270
    T0 &= ~(env->icache_line_size - 1);
271
    tmp = glue(ldq, MEMSUFFIX)((uint64_t)T0);
272 272
    tb_invalidate_page_range((uint64_t)T0,
273 273
                             (uint64_t)(T0 + env->icache_line_size));
274 274
}

Also available in: Unified diff