root / hw / cpu / arm11mpcore.c @ f487b677
History | View | Annotate | Download (8.8 kB)
1 | f7c70325 | Paul Brook | /*
|
---|---|---|---|
2 | f7c70325 | Paul Brook | * ARM11MPCore internal peripheral emulation.
|
3 | f7c70325 | Paul Brook | *
|
4 | f7c70325 | Paul Brook | * Copyright (c) 2006-2007 CodeSourcery.
|
5 | f7c70325 | Paul Brook | * Written by Paul Brook
|
6 | f7c70325 | Paul Brook | *
|
7 | 8e31bf38 | Matthew Fernandez | * This code is licensed under the GPL.
|
8 | f7c70325 | Paul Brook | */
|
9 | f7c70325 | Paul Brook | |
10 | 83c9f4ca | Paolo Bonzini | #include "hw/sysbus.h" |
11 | 1de7afc9 | Paolo Bonzini | #include "qemu/timer.h" |
12 | 2a6ab1e3 | Peter Maydell | |
13 | 2a6ab1e3 | Peter Maydell | /* MPCore private memory region. */
|
14 | 2a6ab1e3 | Peter Maydell | |
15 | 845769fc | Peter Crosthwaite | typedef struct ARM11MPCorePriveState { |
16 | 2e9dfe20 | Peter Maydell | SysBusDevice busdev; |
17 | 2a6ab1e3 | Peter Maydell | uint32_t scu_control; |
18 | 2a6ab1e3 | Peter Maydell | int iomemtype;
|
19 | 2a6ab1e3 | Peter Maydell | uint32_t old_timer_status[8];
|
20 | 2a6ab1e3 | Peter Maydell | uint32_t num_cpu; |
21 | 2a6ab1e3 | Peter Maydell | MemoryRegion iomem; |
22 | 2a6ab1e3 | Peter Maydell | MemoryRegion container; |
23 | 2a6ab1e3 | Peter Maydell | DeviceState *mptimer; |
24 | cde4577f | Peter Crosthwaite | DeviceState *wdtimer; |
25 | 2e9dfe20 | Peter Maydell | DeviceState *gic; |
26 | a32134aa | Mark Langsdorf | uint32_t num_irq; |
27 | 845769fc | Peter Crosthwaite | } ARM11MPCorePriveState; |
28 | 2a6ab1e3 | Peter Maydell | |
29 | 2a6ab1e3 | Peter Maydell | /* Per-CPU private memory mapped IO. */
|
30 | 2a6ab1e3 | Peter Maydell | |
31 | a8170e5e | Avi Kivity | static uint64_t mpcore_scu_read(void *opaque, hwaddr offset, |
32 | 2a6ab1e3 | Peter Maydell | unsigned size)
|
33 | 2a6ab1e3 | Peter Maydell | { |
34 | 845769fc | Peter Crosthwaite | ARM11MPCorePriveState *s = (ARM11MPCorePriveState *)opaque; |
35 | 2a6ab1e3 | Peter Maydell | int id;
|
36 | 2a6ab1e3 | Peter Maydell | /* SCU */
|
37 | 2a6ab1e3 | Peter Maydell | switch (offset) {
|
38 | 2a6ab1e3 | Peter Maydell | case 0x00: /* Control. */ |
39 | 2a6ab1e3 | Peter Maydell | return s->scu_control;
|
40 | 2a6ab1e3 | Peter Maydell | case 0x04: /* Configuration. */ |
41 | 2a6ab1e3 | Peter Maydell | id = ((1 << s->num_cpu) - 1) << 4; |
42 | 2a6ab1e3 | Peter Maydell | return id | (s->num_cpu - 1); |
43 | 2a6ab1e3 | Peter Maydell | case 0x08: /* CPU status. */ |
44 | 2a6ab1e3 | Peter Maydell | return 0; |
45 | 2a6ab1e3 | Peter Maydell | case 0x0c: /* Invalidate all. */ |
46 | 2a6ab1e3 | Peter Maydell | return 0; |
47 | 2a6ab1e3 | Peter Maydell | default:
|
48 | f9fe7bda | Peter Maydell | qemu_log_mask(LOG_GUEST_ERROR, |
49 | f9fe7bda | Peter Maydell | "mpcore_priv_read: Bad offset %x\n", (int)offset); |
50 | f9fe7bda | Peter Maydell | return 0; |
51 | 2a6ab1e3 | Peter Maydell | } |
52 | 2a6ab1e3 | Peter Maydell | } |
53 | 2a6ab1e3 | Peter Maydell | |
54 | a8170e5e | Avi Kivity | static void mpcore_scu_write(void *opaque, hwaddr offset, |
55 | 2a6ab1e3 | Peter Maydell | uint64_t value, unsigned size)
|
56 | 2a6ab1e3 | Peter Maydell | { |
57 | 845769fc | Peter Crosthwaite | ARM11MPCorePriveState *s = (ARM11MPCorePriveState *)opaque; |
58 | 2a6ab1e3 | Peter Maydell | /* SCU */
|
59 | 2a6ab1e3 | Peter Maydell | switch (offset) {
|
60 | 2a6ab1e3 | Peter Maydell | case 0: /* Control register. */ |
61 | 2a6ab1e3 | Peter Maydell | s->scu_control = value & 1;
|
62 | 2a6ab1e3 | Peter Maydell | break;
|
63 | 2a6ab1e3 | Peter Maydell | case 0x0c: /* Invalidate all. */ |
64 | 2a6ab1e3 | Peter Maydell | /* This is a no-op as cache is not emulated. */
|
65 | 2a6ab1e3 | Peter Maydell | break;
|
66 | 2a6ab1e3 | Peter Maydell | default:
|
67 | f9fe7bda | Peter Maydell | qemu_log_mask(LOG_GUEST_ERROR, |
68 | f9fe7bda | Peter Maydell | "mpcore_priv_read: Bad offset %x\n", (int)offset); |
69 | 2a6ab1e3 | Peter Maydell | } |
70 | 2a6ab1e3 | Peter Maydell | } |
71 | 2a6ab1e3 | Peter Maydell | |
72 | 2a6ab1e3 | Peter Maydell | static const MemoryRegionOps mpcore_scu_ops = { |
73 | 2a6ab1e3 | Peter Maydell | .read = mpcore_scu_read, |
74 | 2a6ab1e3 | Peter Maydell | .write = mpcore_scu_write, |
75 | 2a6ab1e3 | Peter Maydell | .endianness = DEVICE_NATIVE_ENDIAN, |
76 | 2a6ab1e3 | Peter Maydell | }; |
77 | 2a6ab1e3 | Peter Maydell | |
78 | 2e9dfe20 | Peter Maydell | static void mpcore_priv_set_irq(void *opaque, int irq, int level) |
79 | 2a6ab1e3 | Peter Maydell | { |
80 | 845769fc | Peter Crosthwaite | ARM11MPCorePriveState *s = (ARM11MPCorePriveState *)opaque; |
81 | 2e9dfe20 | Peter Maydell | qemu_set_irq(qdev_get_gpio_in(s->gic, irq), level); |
82 | 2a6ab1e3 | Peter Maydell | } |
83 | 2a6ab1e3 | Peter Maydell | |
84 | 845769fc | Peter Crosthwaite | static void mpcore_priv_map_setup(ARM11MPCorePriveState *s) |
85 | 2a6ab1e3 | Peter Maydell | { |
86 | 2a6ab1e3 | Peter Maydell | int i;
|
87 | 1356b98d | Andreas Färber | SysBusDevice *gicbusdev = SYS_BUS_DEVICE(s->gic); |
88 | cde4577f | Peter Crosthwaite | SysBusDevice *timerbusdev = SYS_BUS_DEVICE(s->mptimer); |
89 | cde4577f | Peter Crosthwaite | SysBusDevice *wdtbusdev = SYS_BUS_DEVICE(s->wdtimer); |
90 | 2a6ab1e3 | Peter Maydell | memory_region_init(&s->container, "mpcode-priv-container", 0x2000); |
91 | 2a6ab1e3 | Peter Maydell | memory_region_init_io(&s->iomem, &mpcore_scu_ops, s, "mpcore-scu", 0x100); |
92 | 2a6ab1e3 | Peter Maydell | memory_region_add_subregion(&s->container, 0, &s->iomem);
|
93 | 2a6ab1e3 | Peter Maydell | /* GIC CPU interfaces: "current CPU" at 0x100, then specific CPUs
|
94 | 2a6ab1e3 | Peter Maydell | * at 0x200, 0x300...
|
95 | 2a6ab1e3 | Peter Maydell | */
|
96 | 2a6ab1e3 | Peter Maydell | for (i = 0; i < (s->num_cpu + 1); i++) { |
97 | a8170e5e | Avi Kivity | hwaddr offset = 0x100 + (i * 0x100); |
98 | 2e9dfe20 | Peter Maydell | memory_region_add_subregion(&s->container, offset, |
99 | 2e9dfe20 | Peter Maydell | sysbus_mmio_get_region(gicbusdev, i + 1));
|
100 | 2a6ab1e3 | Peter Maydell | } |
101 | 2a6ab1e3 | Peter Maydell | /* Add the regions for timer and watchdog for "current CPU" and
|
102 | 2a6ab1e3 | Peter Maydell | * for each specific CPU.
|
103 | 2a6ab1e3 | Peter Maydell | */
|
104 | cde4577f | Peter Crosthwaite | for (i = 0; i < (s->num_cpu + 1); i++) { |
105 | 2a6ab1e3 | Peter Maydell | /* Timers at 0x600, 0x700, ...; watchdogs at 0x620, 0x720, ... */
|
106 | cde4577f | Peter Crosthwaite | hwaddr offset = 0x600 + i * 0x100; |
107 | 2a6ab1e3 | Peter Maydell | memory_region_add_subregion(&s->container, offset, |
108 | cde4577f | Peter Crosthwaite | sysbus_mmio_get_region(timerbusdev, i)); |
109 | cde4577f | Peter Crosthwaite | memory_region_add_subregion(&s->container, offset + 0x20,
|
110 | cde4577f | Peter Crosthwaite | sysbus_mmio_get_region(wdtbusdev, i)); |
111 | 2a6ab1e3 | Peter Maydell | } |
112 | 2e9dfe20 | Peter Maydell | memory_region_add_subregion(&s->container, 0x1000,
|
113 | 2e9dfe20 | Peter Maydell | sysbus_mmio_get_region(gicbusdev, 0));
|
114 | 2e9dfe20 | Peter Maydell | /* Wire up the interrupt from each watchdog and timer.
|
115 | 2e9dfe20 | Peter Maydell | * For each core the timer is PPI 29 and the watchdog PPI 30.
|
116 | 2e9dfe20 | Peter Maydell | */
|
117 | 2e9dfe20 | Peter Maydell | for (i = 0; i < s->num_cpu; i++) { |
118 | 2e9dfe20 | Peter Maydell | int ppibase = (s->num_irq - 32) + i * 32; |
119 | cde4577f | Peter Crosthwaite | sysbus_connect_irq(timerbusdev, i, |
120 | 2e9dfe20 | Peter Maydell | qdev_get_gpio_in(s->gic, ppibase + 29));
|
121 | cde4577f | Peter Crosthwaite | sysbus_connect_irq(wdtbusdev, i, |
122 | 2e9dfe20 | Peter Maydell | qdev_get_gpio_in(s->gic, ppibase + 30));
|
123 | 2a6ab1e3 | Peter Maydell | } |
124 | 2a6ab1e3 | Peter Maydell | } |
125 | 2a6ab1e3 | Peter Maydell | |
126 | 2a6ab1e3 | Peter Maydell | static int mpcore_priv_init(SysBusDevice *dev) |
127 | 2a6ab1e3 | Peter Maydell | { |
128 | 845769fc | Peter Crosthwaite | ARM11MPCorePriveState *s = FROM_SYSBUS(ARM11MPCorePriveState, dev); |
129 | 2e9dfe20 | Peter Maydell | |
130 | 2e9dfe20 | Peter Maydell | s->gic = qdev_create(NULL, "arm_gic"); |
131 | 2e9dfe20 | Peter Maydell | qdev_prop_set_uint32(s->gic, "num-cpu", s->num_cpu);
|
132 | 2e9dfe20 | Peter Maydell | qdev_prop_set_uint32(s->gic, "num-irq", s->num_irq);
|
133 | 306a571a | Peter Maydell | /* Request the legacy 11MPCore GIC behaviour: */
|
134 | 306a571a | Peter Maydell | qdev_prop_set_uint32(s->gic, "revision", 0); |
135 | 2e9dfe20 | Peter Maydell | qdev_init_nofail(s->gic); |
136 | 2e9dfe20 | Peter Maydell | |
137 | 2e9dfe20 | Peter Maydell | /* Pass through outbound IRQ lines from the GIC */
|
138 | 1356b98d | Andreas Färber | sysbus_pass_irq(dev, SYS_BUS_DEVICE(s->gic)); |
139 | 2e9dfe20 | Peter Maydell | |
140 | 2e9dfe20 | Peter Maydell | /* Pass through inbound GPIO lines to the GIC */
|
141 | 2e9dfe20 | Peter Maydell | qdev_init_gpio_in(&s->busdev.qdev, mpcore_priv_set_irq, s->num_irq - 32);
|
142 | 2a6ab1e3 | Peter Maydell | |
143 | 2a6ab1e3 | Peter Maydell | s->mptimer = qdev_create(NULL, "arm_mptimer"); |
144 | 2a6ab1e3 | Peter Maydell | qdev_prop_set_uint32(s->mptimer, "num-cpu", s->num_cpu);
|
145 | 2a6ab1e3 | Peter Maydell | qdev_init_nofail(s->mptimer); |
146 | cde4577f | Peter Crosthwaite | |
147 | cde4577f | Peter Crosthwaite | s->wdtimer = qdev_create(NULL, "arm_mptimer"); |
148 | cde4577f | Peter Crosthwaite | qdev_prop_set_uint32(s->wdtimer, "num-cpu", s->num_cpu);
|
149 | cde4577f | Peter Crosthwaite | qdev_init_nofail(s->wdtimer); |
150 | cde4577f | Peter Crosthwaite | |
151 | 2a6ab1e3 | Peter Maydell | mpcore_priv_map_setup(s); |
152 | 2a6ab1e3 | Peter Maydell | sysbus_init_mmio(dev, &s->container); |
153 | 2a6ab1e3 | Peter Maydell | return 0; |
154 | 2a6ab1e3 | Peter Maydell | } |
155 | f7c70325 | Paul Brook | |
156 | f7c70325 | Paul Brook | /* Dummy PIC to route IRQ lines. The baseboard has 4 independent IRQ
|
157 | f7c70325 | Paul Brook | controllers. The output of these, plus some of the raw input lines
|
158 | f7c70325 | Paul Brook | are fed into a single SMP-aware interrupt controller on the CPU. */
|
159 | f7c70325 | Paul Brook | typedef struct { |
160 | f7c70325 | Paul Brook | SysBusDevice busdev; |
161 | f7c70325 | Paul Brook | SysBusDevice *priv; |
162 | f7c70325 | Paul Brook | qemu_irq cpuic[32];
|
163 | f7c70325 | Paul Brook | qemu_irq rvic[4][64]; |
164 | f7c70325 | Paul Brook | uint32_t num_cpu; |
165 | f7c70325 | Paul Brook | } mpcore_rirq_state; |
166 | f7c70325 | Paul Brook | |
167 | f7c70325 | Paul Brook | /* Map baseboard IRQs onto CPU IRQ lines. */
|
168 | f7c70325 | Paul Brook | static const int mpcore_irq_map[32] = { |
169 | f7c70325 | Paul Brook | -1, -1, -1, -1, 1, 2, -1, -1, |
170 | f7c70325 | Paul Brook | -1, -1, 6, -1, 4, 5, -1, -1, |
171 | f7c70325 | Paul Brook | -1, 14, 15, 0, 7, 8, -1, -1, |
172 | f7c70325 | Paul Brook | -1, -1, -1, -1, 9, 3, -1, -1, |
173 | f7c70325 | Paul Brook | }; |
174 | f7c70325 | Paul Brook | |
175 | f7c70325 | Paul Brook | static void mpcore_rirq_set_irq(void *opaque, int irq, int level) |
176 | f7c70325 | Paul Brook | { |
177 | f7c70325 | Paul Brook | mpcore_rirq_state *s = (mpcore_rirq_state *)opaque; |
178 | f7c70325 | Paul Brook | int i;
|
179 | f7c70325 | Paul Brook | |
180 | f7c70325 | Paul Brook | for (i = 0; i < 4; i++) { |
181 | f7c70325 | Paul Brook | qemu_set_irq(s->rvic[i][irq], level); |
182 | f7c70325 | Paul Brook | } |
183 | f7c70325 | Paul Brook | if (irq < 32) { |
184 | f7c70325 | Paul Brook | irq = mpcore_irq_map[irq]; |
185 | f7c70325 | Paul Brook | if (irq >= 0) { |
186 | f7c70325 | Paul Brook | qemu_set_irq(s->cpuic[irq], level); |
187 | f7c70325 | Paul Brook | } |
188 | f7c70325 | Paul Brook | } |
189 | f7c70325 | Paul Brook | } |
190 | f7c70325 | Paul Brook | |
191 | f7c70325 | Paul Brook | static int realview_mpcore_init(SysBusDevice *dev) |
192 | f7c70325 | Paul Brook | { |
193 | f7c70325 | Paul Brook | mpcore_rirq_state *s = FROM_SYSBUS(mpcore_rirq_state, dev); |
194 | f7c70325 | Paul Brook | DeviceState *gic; |
195 | f7c70325 | Paul Brook | DeviceState *priv; |
196 | f7c70325 | Paul Brook | int n;
|
197 | f7c70325 | Paul Brook | int i;
|
198 | f7c70325 | Paul Brook | |
199 | f7c70325 | Paul Brook | priv = qdev_create(NULL, "arm11mpcore_priv"); |
200 | f7c70325 | Paul Brook | qdev_prop_set_uint32(priv, "num-cpu", s->num_cpu);
|
201 | f7c70325 | Paul Brook | qdev_init_nofail(priv); |
202 | 1356b98d | Andreas Färber | s->priv = SYS_BUS_DEVICE(priv); |
203 | f7c70325 | Paul Brook | sysbus_pass_irq(dev, s->priv); |
204 | f7c70325 | Paul Brook | for (i = 0; i < 32; i++) { |
205 | f7c70325 | Paul Brook | s->cpuic[i] = qdev_get_gpio_in(priv, i); |
206 | f7c70325 | Paul Brook | } |
207 | f7c70325 | Paul Brook | /* ??? IRQ routing is hardcoded to "normal" mode. */
|
208 | f7c70325 | Paul Brook | for (n = 0; n < 4; n++) { |
209 | f7c70325 | Paul Brook | gic = sysbus_create_simple("realview_gic", 0x10040000 + n * 0x10000, |
210 | f7c70325 | Paul Brook | s->cpuic[10 + n]);
|
211 | f7c70325 | Paul Brook | for (i = 0; i < 64; i++) { |
212 | f7c70325 | Paul Brook | s->rvic[n][i] = qdev_get_gpio_in(gic, i); |
213 | f7c70325 | Paul Brook | } |
214 | f7c70325 | Paul Brook | } |
215 | f7c70325 | Paul Brook | qdev_init_gpio_in(&dev->qdev, mpcore_rirq_set_irq, 64);
|
216 | 750ecd44 | Avi Kivity | sysbus_init_mmio(dev, sysbus_mmio_get_region(s->priv, 0));
|
217 | f7c70325 | Paul Brook | return 0; |
218 | f7c70325 | Paul Brook | } |
219 | f7c70325 | Paul Brook | |
220 | 999e12bb | Anthony Liguori | static Property mpcore_rirq_properties[] = {
|
221 | 0f58a188 | Peter Maydell | DEFINE_PROP_UINT32("num-cpu", mpcore_rirq_state, num_cpu, 1), |
222 | 999e12bb | Anthony Liguori | DEFINE_PROP_END_OF_LIST(), |
223 | f7c70325 | Paul Brook | }; |
224 | f7c70325 | Paul Brook | |
225 | 999e12bb | Anthony Liguori | static void mpcore_rirq_class_init(ObjectClass *klass, void *data) |
226 | 999e12bb | Anthony Liguori | { |
227 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
228 | 999e12bb | Anthony Liguori | SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
229 | 999e12bb | Anthony Liguori | |
230 | 999e12bb | Anthony Liguori | k->init = realview_mpcore_init; |
231 | 39bffca2 | Anthony Liguori | dc->props = mpcore_rirq_properties; |
232 | 999e12bb | Anthony Liguori | } |
233 | 999e12bb | Anthony Liguori | |
234 | 8c43a6f0 | Andreas Färber | static const TypeInfo mpcore_rirq_info = { |
235 | 39bffca2 | Anthony Liguori | .name = "realview_mpcore",
|
236 | 39bffca2 | Anthony Liguori | .parent = TYPE_SYS_BUS_DEVICE, |
237 | 39bffca2 | Anthony Liguori | .instance_size = sizeof(mpcore_rirq_state),
|
238 | 39bffca2 | Anthony Liguori | .class_init = mpcore_rirq_class_init, |
239 | 999e12bb | Anthony Liguori | }; |
240 | 999e12bb | Anthony Liguori | |
241 | 999e12bb | Anthony Liguori | static Property mpcore_priv_properties[] = {
|
242 | 845769fc | Peter Crosthwaite | DEFINE_PROP_UINT32("num-cpu", ARM11MPCorePriveState, num_cpu, 1), |
243 | 0f58a188 | Peter Maydell | /* The ARM11 MPCORE TRM says the on-chip controller may have
|
244 | 0f58a188 | Peter Maydell | * anything from 0 to 224 external interrupt IRQ lines (with another
|
245 | 0f58a188 | Peter Maydell | * 32 internal). We default to 32+32, which is the number provided by
|
246 | 0f58a188 | Peter Maydell | * the ARM11 MPCore test chip in the Realview Versatile Express
|
247 | 0f58a188 | Peter Maydell | * coretile. Other boards may differ and should set this property
|
248 | 0f58a188 | Peter Maydell | * appropriately. Some Linux kernels may not boot if the hardware
|
249 | 0f58a188 | Peter Maydell | * has more IRQ lines than the kernel expects.
|
250 | 0f58a188 | Peter Maydell | */
|
251 | 845769fc | Peter Crosthwaite | DEFINE_PROP_UINT32("num-irq", ARM11MPCorePriveState, num_irq, 64), |
252 | 999e12bb | Anthony Liguori | DEFINE_PROP_END_OF_LIST(), |
253 | 999e12bb | Anthony Liguori | }; |
254 | 999e12bb | Anthony Liguori | |
255 | 999e12bb | Anthony Liguori | static void mpcore_priv_class_init(ObjectClass *klass, void *data) |
256 | 999e12bb | Anthony Liguori | { |
257 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
258 | 999e12bb | Anthony Liguori | SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
259 | 999e12bb | Anthony Liguori | |
260 | 999e12bb | Anthony Liguori | k->init = mpcore_priv_init; |
261 | 39bffca2 | Anthony Liguori | dc->props = mpcore_priv_properties; |
262 | 999e12bb | Anthony Liguori | } |
263 | 999e12bb | Anthony Liguori | |
264 | 8c43a6f0 | Andreas Färber | static const TypeInfo mpcore_priv_info = { |
265 | 39bffca2 | Anthony Liguori | .name = "arm11mpcore_priv",
|
266 | 39bffca2 | Anthony Liguori | .parent = TYPE_SYS_BUS_DEVICE, |
267 | 845769fc | Peter Crosthwaite | .instance_size = sizeof(ARM11MPCorePriveState),
|
268 | 39bffca2 | Anthony Liguori | .class_init = mpcore_priv_class_init, |
269 | f7c70325 | Paul Brook | }; |
270 | f7c70325 | Paul Brook | |
271 | 83f7d43a | Andreas Färber | static void arm11mpcore_register_types(void) |
272 | f7c70325 | Paul Brook | { |
273 | 39bffca2 | Anthony Liguori | type_register_static(&mpcore_rirq_info); |
274 | 39bffca2 | Anthony Liguori | type_register_static(&mpcore_priv_info); |
275 | f7c70325 | Paul Brook | } |
276 | f7c70325 | Paul Brook | |
277 | 83f7d43a | Andreas Färber | type_init(arm11mpcore_register_types) |