Statistics
| Branch: | Revision:

root / tcg / i386 / tcg-target.c @ f54b3f92

History | View | Annotate | Download (33.2 kB)

1 c896fe29 bellard
/*
2 c896fe29 bellard
 * Tiny Code Generator for QEMU
3 c896fe29 bellard
 *
4 c896fe29 bellard
 * Copyright (c) 2008 Fabrice Bellard
5 c896fe29 bellard
 *
6 c896fe29 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 c896fe29 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 c896fe29 bellard
 * in the Software without restriction, including without limitation the rights
9 c896fe29 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 c896fe29 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 c896fe29 bellard
 * furnished to do so, subject to the following conditions:
12 c896fe29 bellard
 *
13 c896fe29 bellard
 * The above copyright notice and this permission notice shall be included in
14 c896fe29 bellard
 * all copies or substantial portions of the Software.
15 c896fe29 bellard
 *
16 c896fe29 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 c896fe29 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 c896fe29 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 c896fe29 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 c896fe29 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 c896fe29 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 c896fe29 bellard
 * THE SOFTWARE.
23 c896fe29 bellard
 */
24 c896fe29 bellard
const char *tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
25 c896fe29 bellard
    "%eax",
26 c896fe29 bellard
    "%ecx",
27 c896fe29 bellard
    "%edx",
28 c896fe29 bellard
    "%ebx",
29 c896fe29 bellard
    "%esp",
30 c896fe29 bellard
    "%ebp",
31 c896fe29 bellard
    "%esi",
32 c896fe29 bellard
    "%edi",
33 c896fe29 bellard
};
34 c896fe29 bellard
35 0954d0d9 blueswir1
int tcg_target_reg_alloc_order[] = {
36 c896fe29 bellard
    TCG_REG_EAX,
37 c896fe29 bellard
    TCG_REG_EDX,
38 c896fe29 bellard
    TCG_REG_ECX,
39 c896fe29 bellard
    TCG_REG_EBX,
40 c896fe29 bellard
    TCG_REG_ESI,
41 c896fe29 bellard
    TCG_REG_EDI,
42 c896fe29 bellard
    TCG_REG_EBP,
43 c896fe29 bellard
    TCG_REG_ESP,
44 c896fe29 bellard
};
45 c896fe29 bellard
46 c896fe29 bellard
const int tcg_target_call_iarg_regs[3] = { TCG_REG_EAX, TCG_REG_EDX, TCG_REG_ECX };
47 c896fe29 bellard
const int tcg_target_call_oarg_regs[2] = { TCG_REG_EAX, TCG_REG_EDX };
48 c896fe29 bellard
49 c896fe29 bellard
static void patch_reloc(uint8_t *code_ptr, int type, 
50 f54b3f92 aurel32
                        tcg_target_long value, tcg_target_long addend)
51 c896fe29 bellard
{
52 f54b3f92 aurel32
    value += addend;
53 c896fe29 bellard
    switch(type) {
54 c896fe29 bellard
    case R_386_32:
55 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
56 c896fe29 bellard
        break;
57 c896fe29 bellard
    case R_386_PC32:
58 c896fe29 bellard
        *(uint32_t *)code_ptr = value - (long)code_ptr;
59 c896fe29 bellard
        break;
60 c896fe29 bellard
    default:
61 c896fe29 bellard
        tcg_abort();
62 c896fe29 bellard
    }
63 c896fe29 bellard
}
64 c896fe29 bellard
65 c896fe29 bellard
/* maximum number of register used for input function arguments */
66 c896fe29 bellard
static inline int tcg_target_get_call_iarg_regs_count(int flags)
67 c896fe29 bellard
{
68 c896fe29 bellard
    flags &= TCG_CALL_TYPE_MASK;
69 c896fe29 bellard
    switch(flags) {
70 c896fe29 bellard
    case TCG_CALL_TYPE_STD:
71 c896fe29 bellard
        return 0;
72 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM_1:
73 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM_2:
74 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM:
75 c896fe29 bellard
        return flags - TCG_CALL_TYPE_REGPARM_1 + 1;
76 c896fe29 bellard
    default:
77 c896fe29 bellard
        tcg_abort();
78 c896fe29 bellard
    }
79 c896fe29 bellard
}
80 c896fe29 bellard
81 c896fe29 bellard
/* parse target specific constraints */
82 c896fe29 bellard
int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
83 c896fe29 bellard
{
84 c896fe29 bellard
    const char *ct_str;
85 c896fe29 bellard
86 c896fe29 bellard
    ct_str = *pct_str;
87 c896fe29 bellard
    switch(ct_str[0]) {
88 c896fe29 bellard
    case 'a':
89 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
90 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EAX);
91 c896fe29 bellard
        break;
92 c896fe29 bellard
    case 'b':
93 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
94 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EBX);
95 c896fe29 bellard
        break;
96 c896fe29 bellard
    case 'c':
97 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
98 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_ECX);
99 c896fe29 bellard
        break;
100 c896fe29 bellard
    case 'd':
101 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
102 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EDX);
103 c896fe29 bellard
        break;
104 c896fe29 bellard
    case 'S':
105 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
106 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_ESI);
107 c896fe29 bellard
        break;
108 c896fe29 bellard
    case 'D':
109 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
110 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EDI);
111 c896fe29 bellard
        break;
112 c896fe29 bellard
    case 'q':
113 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
114 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xf);
115 c896fe29 bellard
        break;
116 c896fe29 bellard
    case 'r':
117 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
118 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xff);
119 c896fe29 bellard
        break;
120 c896fe29 bellard
121 c896fe29 bellard
        /* qemu_ld/st address constraint */
122 c896fe29 bellard
    case 'L':
123 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
124 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xff);
125 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_EAX);
126 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_EDX);
127 c896fe29 bellard
        break;
128 c896fe29 bellard
    default:
129 c896fe29 bellard
        return -1;
130 c896fe29 bellard
    }
131 c896fe29 bellard
    ct_str++;
132 c896fe29 bellard
    *pct_str = ct_str;
133 c896fe29 bellard
    return 0;
134 c896fe29 bellard
}
135 c896fe29 bellard
136 c896fe29 bellard
/* test if a constant matches the constraint */
137 c896fe29 bellard
static inline int tcg_target_const_match(tcg_target_long val,
138 c896fe29 bellard
                                         const TCGArgConstraint *arg_ct)
139 c896fe29 bellard
{
140 c896fe29 bellard
    int ct;
141 c896fe29 bellard
    ct = arg_ct->ct;
142 c896fe29 bellard
    if (ct & TCG_CT_CONST)
143 c896fe29 bellard
        return 1;
144 c896fe29 bellard
    else
145 c896fe29 bellard
        return 0;
146 c896fe29 bellard
}
147 c896fe29 bellard
148 c896fe29 bellard
#define ARITH_ADD 0
149 c896fe29 bellard
#define ARITH_OR  1
150 c896fe29 bellard
#define ARITH_ADC 2
151 c896fe29 bellard
#define ARITH_SBB 3
152 c896fe29 bellard
#define ARITH_AND 4
153 c896fe29 bellard
#define ARITH_SUB 5
154 c896fe29 bellard
#define ARITH_XOR 6
155 c896fe29 bellard
#define ARITH_CMP 7
156 c896fe29 bellard
157 c896fe29 bellard
#define SHIFT_SHL 4
158 c896fe29 bellard
#define SHIFT_SHR 5
159 c896fe29 bellard
#define SHIFT_SAR 7
160 c896fe29 bellard
161 c896fe29 bellard
#define JCC_JMP (-1)
162 c896fe29 bellard
#define JCC_JO  0x0
163 c896fe29 bellard
#define JCC_JNO 0x1
164 c896fe29 bellard
#define JCC_JB  0x2
165 c896fe29 bellard
#define JCC_JAE 0x3
166 c896fe29 bellard
#define JCC_JE  0x4
167 c896fe29 bellard
#define JCC_JNE 0x5
168 c896fe29 bellard
#define JCC_JBE 0x6
169 c896fe29 bellard
#define JCC_JA  0x7
170 c896fe29 bellard
#define JCC_JS  0x8
171 c896fe29 bellard
#define JCC_JNS 0x9
172 c896fe29 bellard
#define JCC_JP  0xa
173 c896fe29 bellard
#define JCC_JNP 0xb
174 c896fe29 bellard
#define JCC_JL  0xc
175 c896fe29 bellard
#define JCC_JGE 0xd
176 c896fe29 bellard
#define JCC_JLE 0xe
177 c896fe29 bellard
#define JCC_JG  0xf
178 c896fe29 bellard
179 c896fe29 bellard
#define P_EXT   0x100 /* 0x0f opcode prefix */
180 c896fe29 bellard
181 c896fe29 bellard
static const uint8_t tcg_cond_to_jcc[10] = {
182 c896fe29 bellard
    [TCG_COND_EQ] = JCC_JE,
183 c896fe29 bellard
    [TCG_COND_NE] = JCC_JNE,
184 c896fe29 bellard
    [TCG_COND_LT] = JCC_JL,
185 c896fe29 bellard
    [TCG_COND_GE] = JCC_JGE,
186 c896fe29 bellard
    [TCG_COND_LE] = JCC_JLE,
187 c896fe29 bellard
    [TCG_COND_GT] = JCC_JG,
188 c896fe29 bellard
    [TCG_COND_LTU] = JCC_JB,
189 c896fe29 bellard
    [TCG_COND_GEU] = JCC_JAE,
190 c896fe29 bellard
    [TCG_COND_LEU] = JCC_JBE,
191 c896fe29 bellard
    [TCG_COND_GTU] = JCC_JA,
192 c896fe29 bellard
};
193 c896fe29 bellard
194 c896fe29 bellard
static inline void tcg_out_opc(TCGContext *s, int opc)
195 c896fe29 bellard
{
196 c896fe29 bellard
    if (opc & P_EXT)
197 c896fe29 bellard
        tcg_out8(s, 0x0f);
198 c896fe29 bellard
    tcg_out8(s, opc);
199 c896fe29 bellard
}
200 c896fe29 bellard
201 c896fe29 bellard
static inline void tcg_out_modrm(TCGContext *s, int opc, int r, int rm)
202 c896fe29 bellard
{
203 c896fe29 bellard
    tcg_out_opc(s, opc);
204 c896fe29 bellard
    tcg_out8(s, 0xc0 | (r << 3) | rm);
205 c896fe29 bellard
}
206 c896fe29 bellard
207 c896fe29 bellard
/* rm == -1 means no register index */
208 c896fe29 bellard
static inline void tcg_out_modrm_offset(TCGContext *s, int opc, int r, int rm, 
209 c896fe29 bellard
                                        int32_t offset)
210 c896fe29 bellard
{
211 c896fe29 bellard
    tcg_out_opc(s, opc);
212 c896fe29 bellard
    if (rm == -1) {
213 c896fe29 bellard
        tcg_out8(s, 0x05 | (r << 3));
214 c896fe29 bellard
        tcg_out32(s, offset);
215 c896fe29 bellard
    } else if (offset == 0 && rm != TCG_REG_EBP) {
216 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
217 c896fe29 bellard
            tcg_out8(s, 0x04 | (r << 3));
218 c896fe29 bellard
            tcg_out8(s, 0x24);
219 c896fe29 bellard
        } else {
220 c896fe29 bellard
            tcg_out8(s, 0x00 | (r << 3) | rm);
221 c896fe29 bellard
        }
222 c896fe29 bellard
    } else if ((int8_t)offset == offset) {
223 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
224 c896fe29 bellard
            tcg_out8(s, 0x44 | (r << 3));
225 c896fe29 bellard
            tcg_out8(s, 0x24);
226 c896fe29 bellard
        } else {
227 c896fe29 bellard
            tcg_out8(s, 0x40 | (r << 3) | rm);
228 c896fe29 bellard
        }
229 c896fe29 bellard
        tcg_out8(s, offset);
230 c896fe29 bellard
    } else {
231 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
232 c896fe29 bellard
            tcg_out8(s, 0x84 | (r << 3));
233 c896fe29 bellard
            tcg_out8(s, 0x24);
234 c896fe29 bellard
        } else {
235 c896fe29 bellard
            tcg_out8(s, 0x80 | (r << 3) | rm);
236 c896fe29 bellard
        }
237 c896fe29 bellard
        tcg_out32(s, offset);
238 c896fe29 bellard
    }
239 c896fe29 bellard
}
240 c896fe29 bellard
241 c896fe29 bellard
static inline void tcg_out_mov(TCGContext *s, int ret, int arg)
242 c896fe29 bellard
{
243 c896fe29 bellard
    if (arg != ret)
244 c896fe29 bellard
        tcg_out_modrm(s, 0x8b, ret, arg);
245 c896fe29 bellard
}
246 c896fe29 bellard
247 c896fe29 bellard
static inline void tcg_out_movi(TCGContext *s, TCGType type,
248 c896fe29 bellard
                                int ret, int32_t arg)
249 c896fe29 bellard
{
250 c896fe29 bellard
    if (arg == 0) {
251 c896fe29 bellard
        /* xor r0,r0 */
252 c896fe29 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_XOR << 3), ret, ret);
253 c896fe29 bellard
    } else {
254 c896fe29 bellard
        tcg_out8(s, 0xb8 + ret);
255 c896fe29 bellard
        tcg_out32(s, arg);
256 c896fe29 bellard
    }
257 c896fe29 bellard
}
258 c896fe29 bellard
259 e4d5434c blueswir1
static inline void tcg_out_ld(TCGContext *s, TCGType type, int ret,
260 e4d5434c blueswir1
                              int arg1, tcg_target_long arg2)
261 c896fe29 bellard
{
262 c896fe29 bellard
    /* movl */
263 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x8b, ret, arg1, arg2);
264 c896fe29 bellard
}
265 c896fe29 bellard
266 e4d5434c blueswir1
static inline void tcg_out_st(TCGContext *s, TCGType type, int arg,
267 e4d5434c blueswir1
                              int arg1, tcg_target_long arg2)
268 c896fe29 bellard
{
269 c896fe29 bellard
    /* movl */
270 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x89, arg, arg1, arg2);
271 c896fe29 bellard
}
272 c896fe29 bellard
273 c896fe29 bellard
static inline void tgen_arithi(TCGContext *s, int c, int r0, int32_t val)
274 c896fe29 bellard
{
275 c896fe29 bellard
    if (val == (int8_t)val) {
276 c896fe29 bellard
        tcg_out_modrm(s, 0x83, c, r0);
277 c896fe29 bellard
        tcg_out8(s, val);
278 c896fe29 bellard
    } else {
279 c896fe29 bellard
        tcg_out_modrm(s, 0x81, c, r0);
280 c896fe29 bellard
        tcg_out32(s, val);
281 c896fe29 bellard
    }
282 c896fe29 bellard
}
283 c896fe29 bellard
284 c896fe29 bellard
void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
285 c896fe29 bellard
{
286 c896fe29 bellard
    if (val != 0)
287 c896fe29 bellard
        tgen_arithi(s, ARITH_ADD, reg, val);
288 c896fe29 bellard
}
289 c896fe29 bellard
290 c896fe29 bellard
static void tcg_out_jxx(TCGContext *s, int opc, int label_index)
291 c896fe29 bellard
{
292 c896fe29 bellard
    int32_t val, val1;
293 c896fe29 bellard
    TCGLabel *l = &s->labels[label_index];
294 c896fe29 bellard
    
295 c896fe29 bellard
    if (l->has_value) {
296 c896fe29 bellard
        val = l->u.value - (tcg_target_long)s->code_ptr;
297 c896fe29 bellard
        val1 = val - 2;
298 c896fe29 bellard
        if ((int8_t)val1 == val1) {
299 c896fe29 bellard
            if (opc == -1)
300 c896fe29 bellard
                tcg_out8(s, 0xeb);
301 c896fe29 bellard
            else
302 c896fe29 bellard
                tcg_out8(s, 0x70 + opc);
303 c896fe29 bellard
            tcg_out8(s, val1);
304 c896fe29 bellard
        } else {
305 c896fe29 bellard
            if (opc == -1) {
306 c896fe29 bellard
                tcg_out8(s, 0xe9);
307 c896fe29 bellard
                tcg_out32(s, val - 5);
308 c896fe29 bellard
            } else {
309 c896fe29 bellard
                tcg_out8(s, 0x0f);
310 c896fe29 bellard
                tcg_out8(s, 0x80 + opc);
311 c896fe29 bellard
                tcg_out32(s, val - 6);
312 c896fe29 bellard
            }
313 c896fe29 bellard
        }
314 c896fe29 bellard
    } else {
315 c896fe29 bellard
        if (opc == -1) {
316 c896fe29 bellard
            tcg_out8(s, 0xe9);
317 c896fe29 bellard
        } else {
318 c896fe29 bellard
            tcg_out8(s, 0x0f);
319 c896fe29 bellard
            tcg_out8(s, 0x80 + opc);
320 c896fe29 bellard
        }
321 c896fe29 bellard
        tcg_out_reloc(s, s->code_ptr, R_386_PC32, label_index, -4);
322 623e265c pbrook
        s->code_ptr += 4;
323 c896fe29 bellard
    }
324 c896fe29 bellard
}
325 c896fe29 bellard
326 c896fe29 bellard
static void tcg_out_brcond(TCGContext *s, int cond, 
327 c896fe29 bellard
                           TCGArg arg1, TCGArg arg2, int const_arg2,
328 c896fe29 bellard
                           int label_index)
329 c896fe29 bellard
{
330 c896fe29 bellard
    int c;
331 c896fe29 bellard
    if (const_arg2) {
332 c896fe29 bellard
        if (arg2 == 0) {
333 c896fe29 bellard
            /* use test */
334 c896fe29 bellard
            switch(cond) {
335 c896fe29 bellard
            case TCG_COND_EQ:
336 bb210e78 bellard
                c = JCC_JE;
337 c896fe29 bellard
                break;
338 c896fe29 bellard
            case TCG_COND_NE:
339 c896fe29 bellard
                c = JCC_JNE;
340 c896fe29 bellard
                break;
341 c896fe29 bellard
            case TCG_COND_LT:
342 c896fe29 bellard
                c = JCC_JS;
343 c896fe29 bellard
                break;
344 c896fe29 bellard
            case TCG_COND_GE:
345 c896fe29 bellard
                c = JCC_JNS;
346 c896fe29 bellard
                break;
347 c896fe29 bellard
            default:
348 c896fe29 bellard
                goto do_cmpi;
349 c896fe29 bellard
            }
350 c896fe29 bellard
            /* test r, r */
351 c896fe29 bellard
            tcg_out_modrm(s, 0x85, arg1, arg1);
352 c896fe29 bellard
            tcg_out_jxx(s, c, label_index);
353 c896fe29 bellard
        } else {
354 c896fe29 bellard
        do_cmpi:
355 c896fe29 bellard
            tgen_arithi(s, ARITH_CMP, arg1, arg2);
356 c896fe29 bellard
            tcg_out_jxx(s, tcg_cond_to_jcc[cond], label_index);
357 c896fe29 bellard
        }
358 c896fe29 bellard
    } else {
359 bb210e78 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_CMP << 3), arg2, arg1);
360 c896fe29 bellard
        tcg_out_jxx(s, tcg_cond_to_jcc[cond], label_index);
361 c896fe29 bellard
    }
362 c896fe29 bellard
}
363 c896fe29 bellard
364 c896fe29 bellard
/* XXX: we implement it at the target level to avoid having to
365 c896fe29 bellard
   handle cross basic blocks temporaries */
366 c896fe29 bellard
static void tcg_out_brcond2(TCGContext *s,
367 c896fe29 bellard
                            const TCGArg *args, const int *const_args)
368 c896fe29 bellard
{
369 c896fe29 bellard
    int label_next;
370 c896fe29 bellard
    label_next = gen_new_label();
371 c896fe29 bellard
    switch(args[4]) {
372 c896fe29 bellard
    case TCG_COND_EQ:
373 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[0], args[2], const_args[2], label_next);
374 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_EQ, args[1], args[3], const_args[3], args[5]);
375 c896fe29 bellard
        break;
376 c896fe29 bellard
    case TCG_COND_NE:
377 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[0], args[2], const_args[2], args[5]);
378 bb210e78 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], args[5]);
379 c896fe29 bellard
        break;
380 c896fe29 bellard
    case TCG_COND_LT:
381 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[1], args[3], const_args[3], args[5]);
382 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
383 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[0], args[2], const_args[2], args[5]);
384 c896fe29 bellard
        break;
385 c896fe29 bellard
    case TCG_COND_LE:
386 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[1], args[3], const_args[3], args[5]);
387 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
388 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LE, args[0], args[2], const_args[2], args[5]);
389 c896fe29 bellard
        break;
390 c896fe29 bellard
    case TCG_COND_GT:
391 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[1], args[3], const_args[3], args[5]);
392 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
393 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[0], args[2], const_args[2], args[5]);
394 c896fe29 bellard
        break;
395 c896fe29 bellard
    case TCG_COND_GE:
396 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[1], args[3], const_args[3], args[5]);
397 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
398 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GE, args[0], args[2], const_args[2], args[5]);
399 c896fe29 bellard
        break;
400 c896fe29 bellard
    case TCG_COND_LTU:
401 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[1], args[3], const_args[3], args[5]);
402 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
403 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[0], args[2], const_args[2], args[5]);
404 c896fe29 bellard
        break;
405 c896fe29 bellard
    case TCG_COND_LEU:
406 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[1], args[3], const_args[3], args[5]);
407 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
408 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LEU, args[0], args[2], const_args[2], args[5]);
409 c896fe29 bellard
        break;
410 c896fe29 bellard
    case TCG_COND_GTU:
411 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[1], args[3], const_args[3], args[5]);
412 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
413 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[0], args[2], const_args[2], args[5]);
414 c896fe29 bellard
        break;
415 c896fe29 bellard
    case TCG_COND_GEU:
416 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[1], args[3], const_args[3], args[5]);
417 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], label_next);
418 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GEU, args[0], args[2], const_args[2], args[5]);
419 c896fe29 bellard
        break;
420 c896fe29 bellard
    default:
421 c896fe29 bellard
        tcg_abort();
422 c896fe29 bellard
    }
423 c896fe29 bellard
    tcg_out_label(s, label_next, (tcg_target_long)s->code_ptr);
424 c896fe29 bellard
}
425 c896fe29 bellard
426 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
427 c896fe29 bellard
extern void __ldb_mmu(void);
428 c896fe29 bellard
extern void __ldw_mmu(void);
429 c896fe29 bellard
extern void __ldl_mmu(void);
430 c896fe29 bellard
extern void __ldq_mmu(void);
431 c896fe29 bellard
432 c896fe29 bellard
extern void __stb_mmu(void);
433 c896fe29 bellard
extern void __stw_mmu(void);
434 c896fe29 bellard
extern void __stl_mmu(void);
435 c896fe29 bellard
extern void __stq_mmu(void);
436 c896fe29 bellard
437 c896fe29 bellard
static void *qemu_ld_helpers[4] = {
438 c896fe29 bellard
    __ldb_mmu,
439 c896fe29 bellard
    __ldw_mmu,
440 c896fe29 bellard
    __ldl_mmu,
441 c896fe29 bellard
    __ldq_mmu,
442 c896fe29 bellard
};
443 c896fe29 bellard
444 c896fe29 bellard
static void *qemu_st_helpers[4] = {
445 c896fe29 bellard
    __stb_mmu,
446 c896fe29 bellard
    __stw_mmu,
447 c896fe29 bellard
    __stl_mmu,
448 c896fe29 bellard
    __stq_mmu,
449 c896fe29 bellard
};
450 c896fe29 bellard
#endif
451 c896fe29 bellard
452 c896fe29 bellard
/* XXX: qemu_ld and qemu_st could be modified to clobber only EDX and
453 c896fe29 bellard
   EAX. It will be useful once fixed registers globals are less
454 c896fe29 bellard
   common. */
455 c896fe29 bellard
static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args,
456 c896fe29 bellard
                            int opc)
457 c896fe29 bellard
{
458 c896fe29 bellard
    int addr_reg, data_reg, data_reg2, r0, r1, mem_index, s_bits, bswap;
459 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
460 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
461 c896fe29 bellard
#endif
462 c896fe29 bellard
#if TARGET_LONG_BITS == 64
463 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
464 c896fe29 bellard
    uint8_t *label3_ptr;
465 c896fe29 bellard
#endif
466 c896fe29 bellard
    int addr_reg2;
467 c896fe29 bellard
#endif
468 c896fe29 bellard
469 c896fe29 bellard
    data_reg = *args++;
470 c896fe29 bellard
    if (opc == 3)
471 c896fe29 bellard
        data_reg2 = *args++;
472 c896fe29 bellard
    else
473 c896fe29 bellard
        data_reg2 = 0;
474 c896fe29 bellard
    addr_reg = *args++;
475 c896fe29 bellard
#if TARGET_LONG_BITS == 64
476 c896fe29 bellard
    addr_reg2 = *args++;
477 c896fe29 bellard
#endif
478 c896fe29 bellard
    mem_index = *args;
479 c896fe29 bellard
    s_bits = opc & 3;
480 c896fe29 bellard
481 c896fe29 bellard
    r0 = TCG_REG_EAX;
482 c896fe29 bellard
    r1 = TCG_REG_EDX;
483 c896fe29 bellard
484 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
485 c896fe29 bellard
    tcg_out_mov(s, r1, addr_reg); 
486 c896fe29 bellard
487 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg); 
488 c896fe29 bellard
 
489 c896fe29 bellard
    tcg_out_modrm(s, 0xc1, 5, r1); /* shr $x, r1 */
490 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
491 c896fe29 bellard
    
492 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r0); /* andl $x, r0 */
493 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
494 c896fe29 bellard
    
495 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
496 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
497 c896fe29 bellard
498 c896fe29 bellard
    tcg_out_opc(s, 0x8d); /* lea offset(r1, %ebp), r1 */
499 c896fe29 bellard
    tcg_out8(s, 0x80 | (r1 << 3) | 0x04);
500 c896fe29 bellard
    tcg_out8(s, (5 << 3) | r1);
501 c896fe29 bellard
    tcg_out32(s, offsetof(CPUState, tlb_table[mem_index][0].addr_read));
502 c896fe29 bellard
503 c896fe29 bellard
    /* cmp 0(r1), r0 */
504 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, r0, r1, 0);
505 c896fe29 bellard
    
506 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg);
507 c896fe29 bellard
    
508 c896fe29 bellard
#if TARGET_LONG_BITS == 32
509 c896fe29 bellard
    /* je label1 */
510 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
511 c896fe29 bellard
    label1_ptr = s->code_ptr;
512 c896fe29 bellard
    s->code_ptr++;
513 c896fe29 bellard
#else
514 c896fe29 bellard
    /* jne label3 */
515 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JNE);
516 c896fe29 bellard
    label3_ptr = s->code_ptr;
517 c896fe29 bellard
    s->code_ptr++;
518 c896fe29 bellard
    
519 c896fe29 bellard
    /* cmp 4(r1), addr_reg2 */
520 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, addr_reg2, r1, 4);
521 c896fe29 bellard
522 c896fe29 bellard
    /* je label1 */
523 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
524 c896fe29 bellard
    label1_ptr = s->code_ptr;
525 c896fe29 bellard
    s->code_ptr++;
526 c896fe29 bellard
    
527 c896fe29 bellard
    /* label3: */
528 c896fe29 bellard
    *label3_ptr = s->code_ptr - label3_ptr - 1;
529 c896fe29 bellard
#endif
530 c896fe29 bellard
531 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
532 c896fe29 bellard
#if TARGET_LONG_BITS == 32
533 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_EDX, mem_index);
534 c896fe29 bellard
#else
535 c896fe29 bellard
    tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
536 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_ECX, mem_index);
537 c896fe29 bellard
#endif
538 c896fe29 bellard
    tcg_out8(s, 0xe8);
539 c896fe29 bellard
    tcg_out32(s, (tcg_target_long)qemu_ld_helpers[s_bits] - 
540 c896fe29 bellard
              (tcg_target_long)s->code_ptr - 4);
541 c896fe29 bellard
542 c896fe29 bellard
    switch(opc) {
543 c896fe29 bellard
    case 0 | 4:
544 c896fe29 bellard
        /* movsbl */
545 c896fe29 bellard
        tcg_out_modrm(s, 0xbe | P_EXT, data_reg, TCG_REG_EAX);
546 c896fe29 bellard
        break;
547 c896fe29 bellard
    case 1 | 4:
548 c896fe29 bellard
        /* movswl */
549 c896fe29 bellard
        tcg_out_modrm(s, 0xbf | P_EXT, data_reg, TCG_REG_EAX);
550 c896fe29 bellard
        break;
551 c896fe29 bellard
    case 0:
552 c896fe29 bellard
    case 1:
553 c896fe29 bellard
    case 2:
554 c896fe29 bellard
    default:
555 c896fe29 bellard
        tcg_out_mov(s, data_reg, TCG_REG_EAX);
556 c896fe29 bellard
        break;
557 c896fe29 bellard
    case 3:
558 c896fe29 bellard
        if (data_reg == TCG_REG_EDX) {
559 c896fe29 bellard
            tcg_out_opc(s, 0x90 + TCG_REG_EDX); /* xchg %edx, %eax */
560 c896fe29 bellard
            tcg_out_mov(s, data_reg2, TCG_REG_EAX);
561 c896fe29 bellard
        } else {
562 c896fe29 bellard
            tcg_out_mov(s, data_reg, TCG_REG_EAX);
563 c896fe29 bellard
            tcg_out_mov(s, data_reg2, TCG_REG_EDX);
564 c896fe29 bellard
        }
565 c896fe29 bellard
        break;
566 c896fe29 bellard
    }
567 c896fe29 bellard
568 c896fe29 bellard
    /* jmp label2 */
569 c896fe29 bellard
    tcg_out8(s, 0xeb);
570 c896fe29 bellard
    label2_ptr = s->code_ptr;
571 c896fe29 bellard
    s->code_ptr++;
572 c896fe29 bellard
    
573 c896fe29 bellard
    /* label1: */
574 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
575 c896fe29 bellard
576 c896fe29 bellard
    /* add x(r1), r0 */
577 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03, r0, r1, offsetof(CPUTLBEntry, addend) - 
578 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_read));
579 c896fe29 bellard
#else
580 c896fe29 bellard
    r0 = addr_reg;
581 c896fe29 bellard
#endif
582 c896fe29 bellard
583 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
584 c896fe29 bellard
    bswap = 1;
585 c896fe29 bellard
#else
586 c896fe29 bellard
    bswap = 0;
587 c896fe29 bellard
#endif
588 c896fe29 bellard
    switch(opc) {
589 c896fe29 bellard
    case 0:
590 c896fe29 bellard
        /* movzbl */
591 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, data_reg, r0, 0);
592 c896fe29 bellard
        break;
593 c896fe29 bellard
    case 0 | 4:
594 c896fe29 bellard
        /* movsbl */
595 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT, data_reg, r0, 0);
596 c896fe29 bellard
        break;
597 c896fe29 bellard
    case 1:
598 c896fe29 bellard
        /* movzwl */
599 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, 0);
600 c896fe29 bellard
        if (bswap) {
601 c896fe29 bellard
            /* rolw $8, data_reg */
602 c896fe29 bellard
            tcg_out8(s, 0x66); 
603 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
604 c896fe29 bellard
            tcg_out8(s, 8);
605 c896fe29 bellard
        }
606 c896fe29 bellard
        break;
607 c896fe29 bellard
    case 1 | 4:
608 c896fe29 bellard
        /* movswl */
609 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT, data_reg, r0, 0);
610 c896fe29 bellard
        if (bswap) {
611 c896fe29 bellard
            /* rolw $8, data_reg */
612 c896fe29 bellard
            tcg_out8(s, 0x66); 
613 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
614 c896fe29 bellard
            tcg_out8(s, 8);
615 c896fe29 bellard
616 c896fe29 bellard
            /* movswl data_reg, data_reg */
617 c896fe29 bellard
            tcg_out_modrm(s, 0xbf | P_EXT, data_reg, data_reg);
618 c896fe29 bellard
        }
619 c896fe29 bellard
        break;
620 c896fe29 bellard
    case 2:
621 c896fe29 bellard
        /* movl (r0), data_reg */
622 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 0);
623 c896fe29 bellard
        if (bswap) {
624 c896fe29 bellard
            /* bswap */
625 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg) | P_EXT);
626 c896fe29 bellard
        }
627 c896fe29 bellard
        break;
628 c896fe29 bellard
    case 3:
629 c896fe29 bellard
        /* XXX: could be nicer */
630 c896fe29 bellard
        if (r0 == data_reg) {
631 c896fe29 bellard
            r1 = TCG_REG_EDX;
632 c896fe29 bellard
            if (r1 == data_reg)
633 c896fe29 bellard
                r1 = TCG_REG_EAX;
634 c896fe29 bellard
            tcg_out_mov(s, r1, r0);
635 c896fe29 bellard
            r0 = r1;
636 c896fe29 bellard
        }
637 c896fe29 bellard
        if (!bswap) {
638 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 0);
639 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg2, r0, 4);
640 c896fe29 bellard
        } else {
641 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 4);
642 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg) | P_EXT);
643 c896fe29 bellard
644 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg2, r0, 0);
645 c896fe29 bellard
            /* bswap */
646 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg2) | P_EXT);
647 c896fe29 bellard
        }
648 c896fe29 bellard
        break;
649 c896fe29 bellard
    default:
650 c896fe29 bellard
        tcg_abort();
651 c896fe29 bellard
    }
652 c896fe29 bellard
653 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
654 c896fe29 bellard
    /* label2: */
655 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
656 c896fe29 bellard
#endif
657 c896fe29 bellard
}
658 c896fe29 bellard
659 c896fe29 bellard
660 c896fe29 bellard
static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args,
661 c896fe29 bellard
                            int opc)
662 c896fe29 bellard
{
663 c896fe29 bellard
    int addr_reg, data_reg, data_reg2, r0, r1, mem_index, s_bits, bswap;
664 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
665 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
666 c896fe29 bellard
#endif
667 c896fe29 bellard
#if TARGET_LONG_BITS == 64
668 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
669 c896fe29 bellard
    uint8_t *label3_ptr;
670 c896fe29 bellard
#endif
671 c896fe29 bellard
    int addr_reg2;
672 c896fe29 bellard
#endif
673 c896fe29 bellard
674 c896fe29 bellard
    data_reg = *args++;
675 c896fe29 bellard
    if (opc == 3)
676 c896fe29 bellard
        data_reg2 = *args++;
677 c896fe29 bellard
    else
678 c896fe29 bellard
        data_reg2 = 0;
679 c896fe29 bellard
    addr_reg = *args++;
680 c896fe29 bellard
#if TARGET_LONG_BITS == 64
681 c896fe29 bellard
    addr_reg2 = *args++;
682 c896fe29 bellard
#endif
683 c896fe29 bellard
    mem_index = *args;
684 c896fe29 bellard
685 c896fe29 bellard
    s_bits = opc;
686 c896fe29 bellard
687 c896fe29 bellard
    r0 = TCG_REG_EAX;
688 c896fe29 bellard
    r1 = TCG_REG_EDX;
689 c896fe29 bellard
690 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
691 c896fe29 bellard
    tcg_out_mov(s, r1, addr_reg); 
692 c896fe29 bellard
693 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg); 
694 c896fe29 bellard
 
695 c896fe29 bellard
    tcg_out_modrm(s, 0xc1, 5, r1); /* shr $x, r1 */
696 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
697 c896fe29 bellard
    
698 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r0); /* andl $x, r0 */
699 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
700 c896fe29 bellard
    
701 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
702 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
703 c896fe29 bellard
704 c896fe29 bellard
    tcg_out_opc(s, 0x8d); /* lea offset(r1, %ebp), r1 */
705 c896fe29 bellard
    tcg_out8(s, 0x80 | (r1 << 3) | 0x04);
706 c896fe29 bellard
    tcg_out8(s, (5 << 3) | r1);
707 c896fe29 bellard
    tcg_out32(s, offsetof(CPUState, tlb_table[mem_index][0].addr_write));
708 c896fe29 bellard
709 c896fe29 bellard
    /* cmp 0(r1), r0 */
710 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, r0, r1, 0);
711 c896fe29 bellard
    
712 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg);
713 c896fe29 bellard
    
714 c896fe29 bellard
#if TARGET_LONG_BITS == 32
715 c896fe29 bellard
    /* je label1 */
716 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
717 c896fe29 bellard
    label1_ptr = s->code_ptr;
718 c896fe29 bellard
    s->code_ptr++;
719 c896fe29 bellard
#else
720 c896fe29 bellard
    /* jne label3 */
721 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JNE);
722 c896fe29 bellard
    label3_ptr = s->code_ptr;
723 c896fe29 bellard
    s->code_ptr++;
724 c896fe29 bellard
    
725 c896fe29 bellard
    /* cmp 4(r1), addr_reg2 */
726 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, addr_reg2, r1, 4);
727 c896fe29 bellard
728 c896fe29 bellard
    /* je label1 */
729 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
730 c896fe29 bellard
    label1_ptr = s->code_ptr;
731 c896fe29 bellard
    s->code_ptr++;
732 c896fe29 bellard
    
733 c896fe29 bellard
    /* label3: */
734 c896fe29 bellard
    *label3_ptr = s->code_ptr - label3_ptr - 1;
735 c896fe29 bellard
#endif
736 c896fe29 bellard
737 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
738 c896fe29 bellard
#if TARGET_LONG_BITS == 32
739 c896fe29 bellard
    if (opc == 3) {
740 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, data_reg);
741 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_ECX, data_reg2);
742 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
743 c896fe29 bellard
        tcg_out8(s, mem_index);
744 c896fe29 bellard
        tcg_out8(s, 0xe8);
745 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
746 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
747 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 4);
748 c896fe29 bellard
    } else {
749 c896fe29 bellard
        switch(opc) {
750 c896fe29 bellard
        case 0:
751 c896fe29 bellard
            /* movzbl */
752 c896fe29 bellard
            tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_EDX, data_reg);
753 c896fe29 bellard
            break;
754 c896fe29 bellard
        case 1:
755 c896fe29 bellard
            /* movzwl */
756 c896fe29 bellard
            tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_EDX, data_reg);
757 c896fe29 bellard
            break;
758 c896fe29 bellard
        case 2:
759 c896fe29 bellard
            tcg_out_mov(s, TCG_REG_EDX, data_reg);
760 c896fe29 bellard
            break;
761 c896fe29 bellard
        }
762 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_ECX, mem_index);
763 c896fe29 bellard
        tcg_out8(s, 0xe8);
764 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
765 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
766 c896fe29 bellard
    }
767 c896fe29 bellard
#else
768 c896fe29 bellard
    if (opc == 3) {
769 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
770 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
771 c896fe29 bellard
        tcg_out8(s, mem_index);
772 c896fe29 bellard
        tcg_out_opc(s, 0x50 + data_reg2); /* push */
773 c896fe29 bellard
        tcg_out_opc(s, 0x50 + data_reg); /* push */
774 c896fe29 bellard
        tcg_out8(s, 0xe8);
775 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
776 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
777 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 12);
778 c896fe29 bellard
    } else {
779 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
780 c896fe29 bellard
        switch(opc) {
781 c896fe29 bellard
        case 0:
782 c896fe29 bellard
            /* movzbl */
783 c896fe29 bellard
            tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_ECX, data_reg);
784 c896fe29 bellard
            break;
785 c896fe29 bellard
        case 1:
786 c896fe29 bellard
            /* movzwl */
787 c896fe29 bellard
            tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_ECX, data_reg);
788 c896fe29 bellard
            break;
789 c896fe29 bellard
        case 2:
790 c896fe29 bellard
            tcg_out_mov(s, TCG_REG_ECX, data_reg);
791 c896fe29 bellard
            break;
792 c896fe29 bellard
        }
793 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
794 c896fe29 bellard
        tcg_out8(s, mem_index);
795 c896fe29 bellard
        tcg_out8(s, 0xe8);
796 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
797 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
798 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 4);
799 c896fe29 bellard
    }
800 c896fe29 bellard
#endif
801 c896fe29 bellard
    
802 c896fe29 bellard
    /* jmp label2 */
803 c896fe29 bellard
    tcg_out8(s, 0xeb);
804 c896fe29 bellard
    label2_ptr = s->code_ptr;
805 c896fe29 bellard
    s->code_ptr++;
806 c896fe29 bellard
    
807 c896fe29 bellard
    /* label1: */
808 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
809 c896fe29 bellard
810 c896fe29 bellard
    /* add x(r1), r0 */
811 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03, r0, r1, offsetof(CPUTLBEntry, addend) - 
812 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_write));
813 c896fe29 bellard
#else
814 c896fe29 bellard
    r0 = addr_reg;
815 c896fe29 bellard
#endif
816 c896fe29 bellard
817 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
818 c896fe29 bellard
    bswap = 1;
819 c896fe29 bellard
#else
820 c896fe29 bellard
    bswap = 0;
821 c896fe29 bellard
#endif
822 c896fe29 bellard
    switch(opc) {
823 c896fe29 bellard
    case 0:
824 c896fe29 bellard
        /* movb */
825 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x88, data_reg, r0, 0);
826 c896fe29 bellard
        break;
827 c896fe29 bellard
    case 1:
828 c896fe29 bellard
        if (bswap) {
829 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
830 c896fe29 bellard
            tcg_out8(s, 0x66); /* rolw $8, %ecx */
831 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, r1);
832 c896fe29 bellard
            tcg_out8(s, 8);
833 c896fe29 bellard
            data_reg = r1;
834 c896fe29 bellard
        }
835 c896fe29 bellard
        /* movw */
836 c896fe29 bellard
        tcg_out8(s, 0x66);
837 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
838 c896fe29 bellard
        break;
839 c896fe29 bellard
    case 2:
840 c896fe29 bellard
        if (bswap) {
841 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
842 c896fe29 bellard
            /* bswap data_reg */
843 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
844 c896fe29 bellard
            data_reg = r1;
845 c896fe29 bellard
        }
846 c896fe29 bellard
        /* movl */
847 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
848 c896fe29 bellard
        break;
849 c896fe29 bellard
    case 3:
850 c896fe29 bellard
        if (bswap) {
851 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg2);
852 c896fe29 bellard
            /* bswap data_reg */
853 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
854 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, r1, r0, 0);
855 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
856 c896fe29 bellard
            /* bswap data_reg */
857 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
858 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, r1, r0, 4);
859 c896fe29 bellard
        } else {
860 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
861 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, data_reg2, r0, 4);
862 c896fe29 bellard
        }
863 c896fe29 bellard
        break;
864 c896fe29 bellard
    default:
865 c896fe29 bellard
        tcg_abort();
866 c896fe29 bellard
    }
867 c896fe29 bellard
868 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
869 c896fe29 bellard
    /* label2: */
870 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
871 c896fe29 bellard
#endif
872 c896fe29 bellard
}
873 c896fe29 bellard
874 c896fe29 bellard
static inline void tcg_out_op(TCGContext *s, int opc, 
875 c896fe29 bellard
                              const TCGArg *args, const int *const_args)
876 c896fe29 bellard
{
877 c896fe29 bellard
    int c;
878 c896fe29 bellard
    
879 c896fe29 bellard
    switch(opc) {
880 c896fe29 bellard
    case INDEX_op_exit_tb:
881 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_EAX, args[0]);
882 c896fe29 bellard
        tcg_out8(s, 0xc3); /* ret */
883 c896fe29 bellard
        break;
884 c896fe29 bellard
    case INDEX_op_goto_tb:
885 c896fe29 bellard
        if (s->tb_jmp_offset) {
886 c896fe29 bellard
            /* direct jump method */
887 c896fe29 bellard
            tcg_out8(s, 0xe9); /* jmp im */
888 c896fe29 bellard
            s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
889 c896fe29 bellard
            tcg_out32(s, 0);
890 c896fe29 bellard
        } else {
891 c896fe29 bellard
            /* indirect jump method */
892 c896fe29 bellard
            /* jmp Ev */
893 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xff, 4, -1, 
894 c896fe29 bellard
                                 (tcg_target_long)(s->tb_next + args[0]));
895 c896fe29 bellard
        }
896 c896fe29 bellard
        s->tb_next_offset[args[0]] = s->code_ptr - s->code_buf;
897 c896fe29 bellard
        break;
898 c896fe29 bellard
    case INDEX_op_call:
899 c896fe29 bellard
        if (const_args[0]) {
900 c896fe29 bellard
            tcg_out8(s, 0xe8);
901 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
902 c896fe29 bellard
        } else {
903 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 2, args[0]);
904 c896fe29 bellard
        }
905 c896fe29 bellard
        break;
906 c896fe29 bellard
    case INDEX_op_jmp:
907 c896fe29 bellard
        if (const_args[0]) {
908 c896fe29 bellard
            tcg_out8(s, 0xe9);
909 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
910 c896fe29 bellard
        } else {
911 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 4, args[0]);
912 c896fe29 bellard
        }
913 c896fe29 bellard
        break;
914 c896fe29 bellard
    case INDEX_op_br:
915 c896fe29 bellard
        tcg_out_jxx(s, JCC_JMP, args[0]);
916 c896fe29 bellard
        break;
917 c896fe29 bellard
    case INDEX_op_movi_i32:
918 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, args[0], args[1]);
919 c896fe29 bellard
        break;
920 c896fe29 bellard
    case INDEX_op_ld8u_i32:
921 c896fe29 bellard
        /* movzbl */
922 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, args[0], args[1], args[2]);
923 c896fe29 bellard
        break;
924 c896fe29 bellard
    case INDEX_op_ld8s_i32:
925 c896fe29 bellard
        /* movsbl */
926 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT, args[0], args[1], args[2]);
927 c896fe29 bellard
        break;
928 c896fe29 bellard
    case INDEX_op_ld16u_i32:
929 c896fe29 bellard
        /* movzwl */
930 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, args[0], args[1], args[2]);
931 c896fe29 bellard
        break;
932 c896fe29 bellard
    case INDEX_op_ld16s_i32:
933 c896fe29 bellard
        /* movswl */
934 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT, args[0], args[1], args[2]);
935 c896fe29 bellard
        break;
936 c896fe29 bellard
    case INDEX_op_ld_i32:
937 c896fe29 bellard
        /* movl */
938 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, args[0], args[1], args[2]);
939 c896fe29 bellard
        break;
940 c896fe29 bellard
    case INDEX_op_st8_i32:
941 c896fe29 bellard
        /* movb */
942 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x88, args[0], args[1], args[2]);
943 c896fe29 bellard
        break;
944 c896fe29 bellard
    case INDEX_op_st16_i32:
945 c896fe29 bellard
        /* movw */
946 c896fe29 bellard
        tcg_out8(s, 0x66);
947 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
948 c896fe29 bellard
        break;
949 c896fe29 bellard
    case INDEX_op_st_i32:
950 c896fe29 bellard
        /* movl */
951 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
952 c896fe29 bellard
        break;
953 c896fe29 bellard
    case INDEX_op_sub_i32:
954 c896fe29 bellard
        c = ARITH_SUB;
955 c896fe29 bellard
        goto gen_arith;
956 c896fe29 bellard
    case INDEX_op_and_i32:
957 c896fe29 bellard
        c = ARITH_AND;
958 c896fe29 bellard
        goto gen_arith;
959 c896fe29 bellard
    case INDEX_op_or_i32:
960 c896fe29 bellard
        c = ARITH_OR;
961 c896fe29 bellard
        goto gen_arith;
962 c896fe29 bellard
    case INDEX_op_xor_i32:
963 c896fe29 bellard
        c = ARITH_XOR;
964 c896fe29 bellard
        goto gen_arith;
965 c896fe29 bellard
    case INDEX_op_add_i32:
966 c896fe29 bellard
        c = ARITH_ADD;
967 c896fe29 bellard
    gen_arith:
968 c896fe29 bellard
        if (const_args[2]) {
969 c896fe29 bellard
            tgen_arithi(s, c, args[0], args[2]);
970 c896fe29 bellard
        } else {
971 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (c << 3), args[2], args[0]);
972 c896fe29 bellard
        }
973 c896fe29 bellard
        break;
974 c896fe29 bellard
    case INDEX_op_mul_i32:
975 c896fe29 bellard
        if (const_args[2]) {
976 c896fe29 bellard
            int32_t val;
977 c896fe29 bellard
            val = args[2];
978 c896fe29 bellard
            if (val == (int8_t)val) {
979 c896fe29 bellard
                tcg_out_modrm(s, 0x6b, args[0], args[0]);
980 c896fe29 bellard
                tcg_out8(s, val);
981 c896fe29 bellard
            } else {
982 c896fe29 bellard
                tcg_out_modrm(s, 0x69, args[0], args[0]);
983 c896fe29 bellard
                tcg_out32(s, val);
984 c896fe29 bellard
            }
985 c896fe29 bellard
        } else {
986 c896fe29 bellard
            tcg_out_modrm(s, 0xaf | P_EXT, args[0], args[2]);
987 c896fe29 bellard
        }
988 c896fe29 bellard
        break;
989 c896fe29 bellard
    case INDEX_op_mulu2_i32:
990 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 4, args[3]);
991 c896fe29 bellard
        break;
992 c896fe29 bellard
    case INDEX_op_div2_i32:
993 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 7, args[4]);
994 c896fe29 bellard
        break;
995 c896fe29 bellard
    case INDEX_op_divu2_i32:
996 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 6, args[4]);
997 c896fe29 bellard
        break;
998 c896fe29 bellard
    case INDEX_op_shl_i32:
999 c896fe29 bellard
        c = SHIFT_SHL;
1000 c896fe29 bellard
    gen_shift32:
1001 c896fe29 bellard
        if (const_args[2]) {
1002 c896fe29 bellard
            if (args[2] == 1) {
1003 c896fe29 bellard
                tcg_out_modrm(s, 0xd1, c, args[0]);
1004 c896fe29 bellard
            } else {
1005 c896fe29 bellard
                tcg_out_modrm(s, 0xc1, c, args[0]);
1006 c896fe29 bellard
                tcg_out8(s, args[2]);
1007 c896fe29 bellard
            }
1008 c896fe29 bellard
        } else {
1009 c896fe29 bellard
            tcg_out_modrm(s, 0xd3, c, args[0]);
1010 c896fe29 bellard
        }
1011 c896fe29 bellard
        break;
1012 c896fe29 bellard
    case INDEX_op_shr_i32:
1013 c896fe29 bellard
        c = SHIFT_SHR;
1014 c896fe29 bellard
        goto gen_shift32;
1015 c896fe29 bellard
    case INDEX_op_sar_i32:
1016 c896fe29 bellard
        c = SHIFT_SAR;
1017 c896fe29 bellard
        goto gen_shift32;
1018 c896fe29 bellard
        
1019 c896fe29 bellard
    case INDEX_op_add2_i32:
1020 c896fe29 bellard
        if (const_args[4]) 
1021 c896fe29 bellard
            tgen_arithi(s, ARITH_ADD, args[0], args[4]);
1022 c896fe29 bellard
        else
1023 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_ADD << 3), args[4], args[0]);
1024 c896fe29 bellard
        if (const_args[5]) 
1025 c896fe29 bellard
            tgen_arithi(s, ARITH_ADC, args[1], args[5]);
1026 c896fe29 bellard
        else
1027 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_ADC << 3), args[5], args[1]);
1028 c896fe29 bellard
        break;
1029 c896fe29 bellard
    case INDEX_op_sub2_i32:
1030 c896fe29 bellard
        if (const_args[4]) 
1031 c896fe29 bellard
            tgen_arithi(s, ARITH_SUB, args[0], args[4]);
1032 c896fe29 bellard
        else
1033 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_SUB << 3), args[4], args[0]);
1034 c896fe29 bellard
        if (const_args[5]) 
1035 c896fe29 bellard
            tgen_arithi(s, ARITH_SBB, args[1], args[5]);
1036 c896fe29 bellard
        else
1037 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_SBB << 3), args[5], args[1]);
1038 c896fe29 bellard
        break;
1039 c896fe29 bellard
    case INDEX_op_brcond_i32:
1040 c896fe29 bellard
        tcg_out_brcond(s, args[2], args[0], args[1], const_args[1], args[3]);
1041 c896fe29 bellard
        break;
1042 c896fe29 bellard
    case INDEX_op_brcond2_i32:
1043 c896fe29 bellard
        tcg_out_brcond2(s, args, const_args);
1044 c896fe29 bellard
        break;
1045 c896fe29 bellard
1046 c896fe29 bellard
    case INDEX_op_qemu_ld8u:
1047 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0);
1048 c896fe29 bellard
        break;
1049 c896fe29 bellard
    case INDEX_op_qemu_ld8s:
1050 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0 | 4);
1051 c896fe29 bellard
        break;
1052 c896fe29 bellard
    case INDEX_op_qemu_ld16u:
1053 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1);
1054 c896fe29 bellard
        break;
1055 c896fe29 bellard
    case INDEX_op_qemu_ld16s:
1056 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1 | 4);
1057 c896fe29 bellard
        break;
1058 c896fe29 bellard
    case INDEX_op_qemu_ld32u:
1059 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 2);
1060 c896fe29 bellard
        break;
1061 c896fe29 bellard
    case INDEX_op_qemu_ld64:
1062 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 3);
1063 c896fe29 bellard
        break;
1064 c896fe29 bellard
        
1065 c896fe29 bellard
    case INDEX_op_qemu_st8:
1066 c896fe29 bellard
        tcg_out_qemu_st(s, args, 0);
1067 c896fe29 bellard
        break;
1068 c896fe29 bellard
    case INDEX_op_qemu_st16:
1069 c896fe29 bellard
        tcg_out_qemu_st(s, args, 1);
1070 c896fe29 bellard
        break;
1071 c896fe29 bellard
    case INDEX_op_qemu_st32:
1072 c896fe29 bellard
        tcg_out_qemu_st(s, args, 2);
1073 c896fe29 bellard
        break;
1074 c896fe29 bellard
    case INDEX_op_qemu_st64:
1075 c896fe29 bellard
        tcg_out_qemu_st(s, args, 3);
1076 c896fe29 bellard
        break;
1077 c896fe29 bellard
1078 c896fe29 bellard
    default:
1079 c896fe29 bellard
        tcg_abort();
1080 c896fe29 bellard
    }
1081 c896fe29 bellard
}
1082 c896fe29 bellard
1083 c896fe29 bellard
static const TCGTargetOpDef x86_op_defs[] = {
1084 c896fe29 bellard
    { INDEX_op_exit_tb, { } },
1085 c896fe29 bellard
    { INDEX_op_goto_tb, { } },
1086 c896fe29 bellard
    { INDEX_op_call, { "ri" } },
1087 c896fe29 bellard
    { INDEX_op_jmp, { "ri" } },
1088 c896fe29 bellard
    { INDEX_op_br, { } },
1089 c896fe29 bellard
    { INDEX_op_mov_i32, { "r", "r" } },
1090 c896fe29 bellard
    { INDEX_op_movi_i32, { "r" } },
1091 c896fe29 bellard
    { INDEX_op_ld8u_i32, { "r", "r" } },
1092 c896fe29 bellard
    { INDEX_op_ld8s_i32, { "r", "r" } },
1093 c896fe29 bellard
    { INDEX_op_ld16u_i32, { "r", "r" } },
1094 c896fe29 bellard
    { INDEX_op_ld16s_i32, { "r", "r" } },
1095 c896fe29 bellard
    { INDEX_op_ld_i32, { "r", "r" } },
1096 c896fe29 bellard
    { INDEX_op_st8_i32, { "q", "r" } },
1097 c896fe29 bellard
    { INDEX_op_st16_i32, { "r", "r" } },
1098 c896fe29 bellard
    { INDEX_op_st_i32, { "r", "r" } },
1099 c896fe29 bellard
1100 c896fe29 bellard
    { INDEX_op_add_i32, { "r", "0", "ri" } },
1101 c896fe29 bellard
    { INDEX_op_sub_i32, { "r", "0", "ri" } },
1102 c896fe29 bellard
    { INDEX_op_mul_i32, { "r", "0", "ri" } },
1103 c896fe29 bellard
    { INDEX_op_mulu2_i32, { "a", "d", "a", "r" } },
1104 c896fe29 bellard
    { INDEX_op_div2_i32, { "a", "d", "0", "1", "r" } },
1105 c896fe29 bellard
    { INDEX_op_divu2_i32, { "a", "d", "0", "1", "r" } },
1106 c896fe29 bellard
    { INDEX_op_and_i32, { "r", "0", "ri" } },
1107 c896fe29 bellard
    { INDEX_op_or_i32, { "r", "0", "ri" } },
1108 c896fe29 bellard
    { INDEX_op_xor_i32, { "r", "0", "ri" } },
1109 c896fe29 bellard
1110 c896fe29 bellard
    { INDEX_op_shl_i32, { "r", "0", "ci" } },
1111 c896fe29 bellard
    { INDEX_op_shr_i32, { "r", "0", "ci" } },
1112 c896fe29 bellard
    { INDEX_op_sar_i32, { "r", "0", "ci" } },
1113 c896fe29 bellard
1114 c896fe29 bellard
    { INDEX_op_brcond_i32, { "r", "ri" } },
1115 c896fe29 bellard
1116 c896fe29 bellard
    { INDEX_op_add2_i32, { "r", "r", "0", "1", "ri", "ri" } },
1117 c896fe29 bellard
    { INDEX_op_sub2_i32, { "r", "r", "0", "1", "ri", "ri" } },
1118 c896fe29 bellard
    { INDEX_op_brcond2_i32, { "r", "r", "ri", "ri" } },
1119 c896fe29 bellard
1120 c896fe29 bellard
#if TARGET_LONG_BITS == 32
1121 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L" } },
1122 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L" } },
1123 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L" } },
1124 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L" } },
1125 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L" } },
1126 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "r", "L" } },
1127 c896fe29 bellard
1128 c896fe29 bellard
    { INDEX_op_qemu_st8, { "cb", "L" } },
1129 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L" } },
1130 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L" } },
1131 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L" } },
1132 c896fe29 bellard
#else
1133 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L", "L" } },
1134 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L", "L" } },
1135 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L", "L" } },
1136 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L", "L" } },
1137 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L", "L" } },
1138 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "r", "L", "L" } },
1139 c896fe29 bellard
1140 c896fe29 bellard
    { INDEX_op_qemu_st8, { "cb", "L", "L" } },
1141 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L", "L" } },
1142 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L", "L" } },
1143 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L", "L" } },
1144 c896fe29 bellard
#endif
1145 c896fe29 bellard
    { -1 },
1146 c896fe29 bellard
};
1147 c896fe29 bellard
1148 c896fe29 bellard
void tcg_target_init(TCGContext *s)
1149 c896fe29 bellard
{
1150 c896fe29 bellard
    /* fail safe */
1151 c896fe29 bellard
    if ((1 << CPU_TLB_ENTRY_BITS) != sizeof(CPUTLBEntry))
1152 c896fe29 bellard
        tcg_abort();
1153 c896fe29 bellard
1154 c896fe29 bellard
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xff);
1155 c896fe29 bellard
    tcg_regset_set32(tcg_target_call_clobber_regs, 0,
1156 c896fe29 bellard
                     (1 << TCG_REG_EAX) | 
1157 c896fe29 bellard
                     (1 << TCG_REG_EDX) | 
1158 c896fe29 bellard
                     (1 << TCG_REG_ECX));
1159 c896fe29 bellard
    
1160 c896fe29 bellard
    tcg_regset_clear(s->reserved_regs);
1161 c896fe29 bellard
    tcg_regset_set_reg(s->reserved_regs, TCG_REG_ESP);
1162 c896fe29 bellard
1163 c896fe29 bellard
    tcg_add_target_add_op_defs(x86_op_defs);
1164 c896fe29 bellard
}