Revision f8a6ec58 target-mips/translate_init.c
b/target-mips/translate_init.c | ||
---|---|---|
439 | 439 |
} |
440 | 440 |
} |
441 | 441 |
|
442 |
#ifndef CONFIG_USER_ONLY |
|
442 | 443 |
static void no_mmu_init (CPUMIPSState *env, const mips_def_t *def) |
443 | 444 |
{ |
444 | 445 |
env->tlb->nb_tlb = 1; |
... | ... | |
484 | 485 |
env->CP0_Random = env->tlb->nb_tlb - 1; |
485 | 486 |
env->tlb->tlb_in_use = env->tlb->nb_tlb; |
486 | 487 |
} |
488 |
#endif /* CONFIG_USER_ONLY */ |
|
487 | 489 |
|
488 | 490 |
static void fpu_init (CPUMIPSState *env, const mips_def_t *def) |
489 | 491 |
{ |
... | ... | |
566 | 568 |
env->CP0_SRSConf4 = def->CP0_SRSConf4; |
567 | 569 |
env->insn_flags = def->insn_flags; |
568 | 570 |
|
571 |
#ifndef CONFIG_USER_ONLY |
|
569 | 572 |
if (!env->user_mode_only) |
570 | 573 |
mmu_init(env, def); |
574 |
#endif |
|
571 | 575 |
fpu_init(env, def); |
572 | 576 |
mvp_init(env, def); |
573 | 577 |
return 0; |
Also available in: Unified diff