Revision f8bf8606 target-arm/cpu.h

b/target-arm/cpu.h
126 126
        uint32_t c6_region[8]; /* MPU base/size registers.  */
127 127
        uint32_t c6_insn; /* Fault address registers.  */
128 128
        uint32_t c6_data;
129
        uint32_t c7_par;  /* Translation result. */
129 130
        uint32_t c9_insn; /* Cache lockdown registers.  */
130 131
        uint32_t c9_data;
131 132
        uint32_t c13_fcse; /* FCSE PID.  */
......
428 429
#define cpu_signal_handler cpu_arm_signal_handler
429 430
#define cpu_list arm_cpu_list
430 431

  
431
#define CPU_SAVE_VERSION 2
432
#define CPU_SAVE_VERSION 3
432 433

  
433 434
/* MMU modes definitions */
434 435
#define MMU_MODE0_SUFFIX _kernel

Also available in: Unified diff