root / target-i386 / cpu.h @ f8ed7070
History | View | Annotate | Download (21.5 kB)
1 | 2c0262af | bellard | /*
|
---|---|---|---|
2 | 2c0262af | bellard | * i386 virtual CPU header
|
3 | 5fafdf24 | ths | *
|
4 | 2c0262af | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | 2c0262af | bellard | *
|
6 | 2c0262af | bellard | * This library is free software; you can redistribute it and/or
|
7 | 2c0262af | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 2c0262af | bellard | * License as published by the Free Software Foundation; either
|
9 | 2c0262af | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 2c0262af | bellard | *
|
11 | 2c0262af | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 2c0262af | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 2c0262af | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 2c0262af | bellard | * Lesser General Public License for more details.
|
15 | 2c0262af | bellard | *
|
16 | 2c0262af | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 2c0262af | bellard | * License along with this library; if not, write to the Free Software
|
18 | 2c0262af | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 2c0262af | bellard | */
|
20 | 2c0262af | bellard | #ifndef CPU_I386_H
|
21 | 2c0262af | bellard | #define CPU_I386_H
|
22 | 2c0262af | bellard | |
23 | 14ce26e7 | bellard | #include "config.h" |
24 | 14ce26e7 | bellard | |
25 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
26 | 14ce26e7 | bellard | #define TARGET_LONG_BITS 64 |
27 | 14ce26e7 | bellard | #else
|
28 | 3cf1e035 | bellard | #define TARGET_LONG_BITS 32 |
29 | 14ce26e7 | bellard | #endif
|
30 | 3cf1e035 | bellard | |
31 | d720b93d | bellard | /* target supports implicit self modifying code */
|
32 | d720b93d | bellard | #define TARGET_HAS_SMC
|
33 | d720b93d | bellard | /* support for self modifying code even if the modified instruction is
|
34 | d720b93d | bellard | close to the modifying instruction */
|
35 | d720b93d | bellard | #define TARGET_HAS_PRECISE_SMC
|
36 | d720b93d | bellard | |
37 | 1fddef4b | bellard | #define TARGET_HAS_ICE 1 |
38 | 1fddef4b | bellard | |
39 | 9042c0e2 | ths | #ifdef TARGET_X86_64
|
40 | 9042c0e2 | ths | #define ELF_MACHINE EM_X86_64
|
41 | 9042c0e2 | ths | #else
|
42 | 9042c0e2 | ths | #define ELF_MACHINE EM_386
|
43 | 9042c0e2 | ths | #endif
|
44 | 9042c0e2 | ths | |
45 | 2c0262af | bellard | #include "cpu-defs.h" |
46 | 2c0262af | bellard | |
47 | 7a0e1f41 | bellard | #include "softfloat.h" |
48 | 7a0e1f41 | bellard | |
49 | 2c0262af | bellard | #define R_EAX 0 |
50 | 2c0262af | bellard | #define R_ECX 1 |
51 | 2c0262af | bellard | #define R_EDX 2 |
52 | 2c0262af | bellard | #define R_EBX 3 |
53 | 2c0262af | bellard | #define R_ESP 4 |
54 | 2c0262af | bellard | #define R_EBP 5 |
55 | 2c0262af | bellard | #define R_ESI 6 |
56 | 2c0262af | bellard | #define R_EDI 7 |
57 | 2c0262af | bellard | |
58 | 2c0262af | bellard | #define R_AL 0 |
59 | 2c0262af | bellard | #define R_CL 1 |
60 | 2c0262af | bellard | #define R_DL 2 |
61 | 2c0262af | bellard | #define R_BL 3 |
62 | 2c0262af | bellard | #define R_AH 4 |
63 | 2c0262af | bellard | #define R_CH 5 |
64 | 2c0262af | bellard | #define R_DH 6 |
65 | 2c0262af | bellard | #define R_BH 7 |
66 | 2c0262af | bellard | |
67 | 2c0262af | bellard | #define R_ES 0 |
68 | 2c0262af | bellard | #define R_CS 1 |
69 | 2c0262af | bellard | #define R_SS 2 |
70 | 2c0262af | bellard | #define R_DS 3 |
71 | 2c0262af | bellard | #define R_FS 4 |
72 | 2c0262af | bellard | #define R_GS 5 |
73 | 2c0262af | bellard | |
74 | 2c0262af | bellard | /* segment descriptor fields */
|
75 | 2c0262af | bellard | #define DESC_G_MASK (1 << 23) |
76 | 2c0262af | bellard | #define DESC_B_SHIFT 22 |
77 | 2c0262af | bellard | #define DESC_B_MASK (1 << DESC_B_SHIFT) |
78 | 14ce26e7 | bellard | #define DESC_L_SHIFT 21 /* x86_64 only : 64 bit code segment */ |
79 | 14ce26e7 | bellard | #define DESC_L_MASK (1 << DESC_L_SHIFT) |
80 | 2c0262af | bellard | #define DESC_AVL_MASK (1 << 20) |
81 | 2c0262af | bellard | #define DESC_P_MASK (1 << 15) |
82 | 2c0262af | bellard | #define DESC_DPL_SHIFT 13 |
83 | 0573fbfc | ths | #define DESC_DPL_MASK (1 << DESC_DPL_SHIFT) |
84 | 2c0262af | bellard | #define DESC_S_MASK (1 << 12) |
85 | 2c0262af | bellard | #define DESC_TYPE_SHIFT 8 |
86 | 2c0262af | bellard | #define DESC_A_MASK (1 << 8) |
87 | 2c0262af | bellard | |
88 | e670b89e | bellard | #define DESC_CS_MASK (1 << 11) /* 1=code segment 0=data segment */ |
89 | e670b89e | bellard | #define DESC_C_MASK (1 << 10) /* code: conforming */ |
90 | e670b89e | bellard | #define DESC_R_MASK (1 << 9) /* code: readable */ |
91 | 2c0262af | bellard | |
92 | e670b89e | bellard | #define DESC_E_MASK (1 << 10) /* data: expansion direction */ |
93 | e670b89e | bellard | #define DESC_W_MASK (1 << 9) /* data: writable */ |
94 | e670b89e | bellard | |
95 | e670b89e | bellard | #define DESC_TSS_BUSY_MASK (1 << 9) |
96 | 2c0262af | bellard | |
97 | 2c0262af | bellard | /* eflags masks */
|
98 | 2c0262af | bellard | #define CC_C 0x0001 |
99 | 2c0262af | bellard | #define CC_P 0x0004 |
100 | 2c0262af | bellard | #define CC_A 0x0010 |
101 | 2c0262af | bellard | #define CC_Z 0x0040 |
102 | 2c0262af | bellard | #define CC_S 0x0080 |
103 | 2c0262af | bellard | #define CC_O 0x0800 |
104 | 2c0262af | bellard | |
105 | 2c0262af | bellard | #define TF_SHIFT 8 |
106 | 2c0262af | bellard | #define IOPL_SHIFT 12 |
107 | 2c0262af | bellard | #define VM_SHIFT 17 |
108 | 2c0262af | bellard | |
109 | 2c0262af | bellard | #define TF_MASK 0x00000100 |
110 | 2c0262af | bellard | #define IF_MASK 0x00000200 |
111 | 2c0262af | bellard | #define DF_MASK 0x00000400 |
112 | 2c0262af | bellard | #define IOPL_MASK 0x00003000 |
113 | 2c0262af | bellard | #define NT_MASK 0x00004000 |
114 | 2c0262af | bellard | #define RF_MASK 0x00010000 |
115 | 2c0262af | bellard | #define VM_MASK 0x00020000 |
116 | 5fafdf24 | ths | #define AC_MASK 0x00040000 |
117 | 2c0262af | bellard | #define VIF_MASK 0x00080000 |
118 | 2c0262af | bellard | #define VIP_MASK 0x00100000 |
119 | 2c0262af | bellard | #define ID_MASK 0x00200000 |
120 | 2c0262af | bellard | |
121 | aa1f17c1 | ths | /* hidden flags - used internally by qemu to represent additional cpu
|
122 | ce5232c5 | bellard | states. Only the CPL and INHIBIT_IRQ are not redundant. We avoid
|
123 | 2c0262af | bellard | using the IOPL_MASK, TF_MASK and VM_MASK bit position to ease oring
|
124 | 2c0262af | bellard | with eflags. */
|
125 | 2c0262af | bellard | /* current cpl */
|
126 | 2c0262af | bellard | #define HF_CPL_SHIFT 0 |
127 | 2c0262af | bellard | /* true if soft mmu is being used */
|
128 | 2c0262af | bellard | #define HF_SOFTMMU_SHIFT 2 |
129 | 2c0262af | bellard | /* true if hardware interrupts must be disabled for next instruction */
|
130 | 2c0262af | bellard | #define HF_INHIBIT_IRQ_SHIFT 3 |
131 | 2c0262af | bellard | /* 16 or 32 segments */
|
132 | 2c0262af | bellard | #define HF_CS32_SHIFT 4 |
133 | 2c0262af | bellard | #define HF_SS32_SHIFT 5 |
134 | dc196a57 | bellard | /* zero base for DS, ES and SS : can be '0' only in 32 bit CS segment */
|
135 | 2c0262af | bellard | #define HF_ADDSEG_SHIFT 6 |
136 | 65262d57 | bellard | /* copy of CR0.PE (protected mode) */
|
137 | 65262d57 | bellard | #define HF_PE_SHIFT 7 |
138 | 65262d57 | bellard | #define HF_TF_SHIFT 8 /* must be same as eflags */ |
139 | 7eee2a50 | bellard | #define HF_MP_SHIFT 9 /* the order must be MP, EM, TS */ |
140 | 7eee2a50 | bellard | #define HF_EM_SHIFT 10 |
141 | 7eee2a50 | bellard | #define HF_TS_SHIFT 11 |
142 | 65262d57 | bellard | #define HF_IOPL_SHIFT 12 /* must be same as eflags */ |
143 | 14ce26e7 | bellard | #define HF_LMA_SHIFT 14 /* only used on x86_64: long mode active */ |
144 | 14ce26e7 | bellard | #define HF_CS64_SHIFT 15 /* only used on x86_64: 64 bit code segment */ |
145 | 664e0f19 | bellard | #define HF_OSFXSR_SHIFT 16 /* CR4.OSFXSR */ |
146 | 65262d57 | bellard | #define HF_VM_SHIFT 17 /* must be same as eflags */ |
147 | 3b21e03e | bellard | #define HF_SMM_SHIFT 19 /* CPU in SMM mode */ |
148 | 0573fbfc | ths | #define HF_GIF_SHIFT 20 /* if set CPU takes interrupts */ |
149 | 0573fbfc | ths | #define HF_HIF_SHIFT 21 /* shadow copy of IF_MASK when in SVM */ |
150 | 474ea849 | aurel32 | #define HF_NMI_SHIFT 22 /* CPU serving NMI */ |
151 | 872929aa | bellard | #define HF_SVME_SHIFT 23 /* SVME enabled (copy of EFER.SVME */ |
152 | 872929aa | bellard | #define HF_SVMI_SHIFT 24 /* SVM intercepts are active */ |
153 | 2c0262af | bellard | |
154 | 2c0262af | bellard | #define HF_CPL_MASK (3 << HF_CPL_SHIFT) |
155 | 2c0262af | bellard | #define HF_SOFTMMU_MASK (1 << HF_SOFTMMU_SHIFT) |
156 | 2c0262af | bellard | #define HF_INHIBIT_IRQ_MASK (1 << HF_INHIBIT_IRQ_SHIFT) |
157 | 2c0262af | bellard | #define HF_CS32_MASK (1 << HF_CS32_SHIFT) |
158 | 2c0262af | bellard | #define HF_SS32_MASK (1 << HF_SS32_SHIFT) |
159 | 2c0262af | bellard | #define HF_ADDSEG_MASK (1 << HF_ADDSEG_SHIFT) |
160 | 65262d57 | bellard | #define HF_PE_MASK (1 << HF_PE_SHIFT) |
161 | 58fe2f10 | bellard | #define HF_TF_MASK (1 << HF_TF_SHIFT) |
162 | 7eee2a50 | bellard | #define HF_MP_MASK (1 << HF_MP_SHIFT) |
163 | 7eee2a50 | bellard | #define HF_EM_MASK (1 << HF_EM_SHIFT) |
164 | 7eee2a50 | bellard | #define HF_TS_MASK (1 << HF_TS_SHIFT) |
165 | 14ce26e7 | bellard | #define HF_LMA_MASK (1 << HF_LMA_SHIFT) |
166 | 14ce26e7 | bellard | #define HF_CS64_MASK (1 << HF_CS64_SHIFT) |
167 | 664e0f19 | bellard | #define HF_OSFXSR_MASK (1 << HF_OSFXSR_SHIFT) |
168 | 3b21e03e | bellard | #define HF_SMM_MASK (1 << HF_SMM_SHIFT) |
169 | 0573fbfc | ths | #define HF_GIF_MASK (1 << HF_GIF_SHIFT) |
170 | 0573fbfc | ths | #define HF_HIF_MASK (1 << HF_HIF_SHIFT) |
171 | 474ea849 | aurel32 | #define HF_NMI_MASK (1 << HF_NMI_SHIFT) |
172 | 872929aa | bellard | #define HF_SVME_MASK (1 << HF_SVME_SHIFT) |
173 | 872929aa | bellard | #define HF_SVMI_MASK (1 << HF_SVMI_SHIFT) |
174 | 2c0262af | bellard | |
175 | 2c0262af | bellard | #define CR0_PE_MASK (1 << 0) |
176 | 7eee2a50 | bellard | #define CR0_MP_MASK (1 << 1) |
177 | 7eee2a50 | bellard | #define CR0_EM_MASK (1 << 2) |
178 | 2c0262af | bellard | #define CR0_TS_MASK (1 << 3) |
179 | 2ee73ac3 | bellard | #define CR0_ET_MASK (1 << 4) |
180 | 7eee2a50 | bellard | #define CR0_NE_MASK (1 << 5) |
181 | 2c0262af | bellard | #define CR0_WP_MASK (1 << 16) |
182 | 2c0262af | bellard | #define CR0_AM_MASK (1 << 18) |
183 | 2c0262af | bellard | #define CR0_PG_MASK (1 << 31) |
184 | 2c0262af | bellard | |
185 | 2c0262af | bellard | #define CR4_VME_MASK (1 << 0) |
186 | 2c0262af | bellard | #define CR4_PVI_MASK (1 << 1) |
187 | 2c0262af | bellard | #define CR4_TSD_MASK (1 << 2) |
188 | 2c0262af | bellard | #define CR4_DE_MASK (1 << 3) |
189 | 2c0262af | bellard | #define CR4_PSE_MASK (1 << 4) |
190 | 64a595f2 | bellard | #define CR4_PAE_MASK (1 << 5) |
191 | 64a595f2 | bellard | #define CR4_PGE_MASK (1 << 7) |
192 | 14ce26e7 | bellard | #define CR4_PCE_MASK (1 << 8) |
193 | 14ce26e7 | bellard | #define CR4_OSFXSR_MASK (1 << 9) |
194 | 14ce26e7 | bellard | #define CR4_OSXMMEXCPT_MASK (1 << 10) |
195 | 2c0262af | bellard | |
196 | 2c0262af | bellard | #define PG_PRESENT_BIT 0 |
197 | 2c0262af | bellard | #define PG_RW_BIT 1 |
198 | 2c0262af | bellard | #define PG_USER_BIT 2 |
199 | 2c0262af | bellard | #define PG_PWT_BIT 3 |
200 | 2c0262af | bellard | #define PG_PCD_BIT 4 |
201 | 2c0262af | bellard | #define PG_ACCESSED_BIT 5 |
202 | 2c0262af | bellard | #define PG_DIRTY_BIT 6 |
203 | 2c0262af | bellard | #define PG_PSE_BIT 7 |
204 | 2c0262af | bellard | #define PG_GLOBAL_BIT 8 |
205 | 5cf38396 | bellard | #define PG_NX_BIT 63 |
206 | 2c0262af | bellard | |
207 | 2c0262af | bellard | #define PG_PRESENT_MASK (1 << PG_PRESENT_BIT) |
208 | 2c0262af | bellard | #define PG_RW_MASK (1 << PG_RW_BIT) |
209 | 2c0262af | bellard | #define PG_USER_MASK (1 << PG_USER_BIT) |
210 | 2c0262af | bellard | #define PG_PWT_MASK (1 << PG_PWT_BIT) |
211 | 2c0262af | bellard | #define PG_PCD_MASK (1 << PG_PCD_BIT) |
212 | 2c0262af | bellard | #define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT) |
213 | 2c0262af | bellard | #define PG_DIRTY_MASK (1 << PG_DIRTY_BIT) |
214 | 2c0262af | bellard | #define PG_PSE_MASK (1 << PG_PSE_BIT) |
215 | 2c0262af | bellard | #define PG_GLOBAL_MASK (1 << PG_GLOBAL_BIT) |
216 | 5cf38396 | bellard | #define PG_NX_MASK (1LL << PG_NX_BIT) |
217 | 2c0262af | bellard | |
218 | 2c0262af | bellard | #define PG_ERROR_W_BIT 1 |
219 | 2c0262af | bellard | |
220 | 2c0262af | bellard | #define PG_ERROR_P_MASK 0x01 |
221 | 2c0262af | bellard | #define PG_ERROR_W_MASK (1 << PG_ERROR_W_BIT) |
222 | 2c0262af | bellard | #define PG_ERROR_U_MASK 0x04 |
223 | 2c0262af | bellard | #define PG_ERROR_RSVD_MASK 0x08 |
224 | 5cf38396 | bellard | #define PG_ERROR_I_D_MASK 0x10 |
225 | 2c0262af | bellard | |
226 | 2c0262af | bellard | #define MSR_IA32_APICBASE 0x1b |
227 | 2c0262af | bellard | #define MSR_IA32_APICBASE_BSP (1<<8) |
228 | 2c0262af | bellard | #define MSR_IA32_APICBASE_ENABLE (1<<11) |
229 | 2c0262af | bellard | #define MSR_IA32_APICBASE_BASE (0xfffff<<12) |
230 | 2c0262af | bellard | |
231 | 2c0262af | bellard | #define MSR_IA32_SYSENTER_CS 0x174 |
232 | 2c0262af | bellard | #define MSR_IA32_SYSENTER_ESP 0x175 |
233 | 2c0262af | bellard | #define MSR_IA32_SYSENTER_EIP 0x176 |
234 | 2c0262af | bellard | |
235 | 8f091a59 | bellard | #define MSR_MCG_CAP 0x179 |
236 | 8f091a59 | bellard | #define MSR_MCG_STATUS 0x17a |
237 | 8f091a59 | bellard | #define MSR_MCG_CTL 0x17b |
238 | 8f091a59 | bellard | |
239 | 8f091a59 | bellard | #define MSR_PAT 0x277 |
240 | 8f091a59 | bellard | |
241 | 14ce26e7 | bellard | #define MSR_EFER 0xc0000080 |
242 | 14ce26e7 | bellard | |
243 | 14ce26e7 | bellard | #define MSR_EFER_SCE (1 << 0) |
244 | 14ce26e7 | bellard | #define MSR_EFER_LME (1 << 8) |
245 | 14ce26e7 | bellard | #define MSR_EFER_LMA (1 << 10) |
246 | 14ce26e7 | bellard | #define MSR_EFER_NXE (1 << 11) |
247 | 872929aa | bellard | #define MSR_EFER_SVME (1 << 12) |
248 | 14ce26e7 | bellard | #define MSR_EFER_FFXSR (1 << 14) |
249 | 14ce26e7 | bellard | |
250 | 14ce26e7 | bellard | #define MSR_STAR 0xc0000081 |
251 | 14ce26e7 | bellard | #define MSR_LSTAR 0xc0000082 |
252 | 14ce26e7 | bellard | #define MSR_CSTAR 0xc0000083 |
253 | 14ce26e7 | bellard | #define MSR_FMASK 0xc0000084 |
254 | 14ce26e7 | bellard | #define MSR_FSBASE 0xc0000100 |
255 | 14ce26e7 | bellard | #define MSR_GSBASE 0xc0000101 |
256 | 14ce26e7 | bellard | #define MSR_KERNELGSBASE 0xc0000102 |
257 | 14ce26e7 | bellard | |
258 | 0573fbfc | ths | #define MSR_VM_HSAVE_PA 0xc0010117 |
259 | 0573fbfc | ths | |
260 | 14ce26e7 | bellard | /* cpuid_features bits */
|
261 | 14ce26e7 | bellard | #define CPUID_FP87 (1 << 0) |
262 | 14ce26e7 | bellard | #define CPUID_VME (1 << 1) |
263 | 14ce26e7 | bellard | #define CPUID_DE (1 << 2) |
264 | 14ce26e7 | bellard | #define CPUID_PSE (1 << 3) |
265 | 14ce26e7 | bellard | #define CPUID_TSC (1 << 4) |
266 | 14ce26e7 | bellard | #define CPUID_MSR (1 << 5) |
267 | 14ce26e7 | bellard | #define CPUID_PAE (1 << 6) |
268 | 14ce26e7 | bellard | #define CPUID_MCE (1 << 7) |
269 | 14ce26e7 | bellard | #define CPUID_CX8 (1 << 8) |
270 | 14ce26e7 | bellard | #define CPUID_APIC (1 << 9) |
271 | 14ce26e7 | bellard | #define CPUID_SEP (1 << 11) /* sysenter/sysexit */ |
272 | 14ce26e7 | bellard | #define CPUID_MTRR (1 << 12) |
273 | 14ce26e7 | bellard | #define CPUID_PGE (1 << 13) |
274 | 14ce26e7 | bellard | #define CPUID_MCA (1 << 14) |
275 | 14ce26e7 | bellard | #define CPUID_CMOV (1 << 15) |
276 | 8f091a59 | bellard | #define CPUID_PAT (1 << 16) |
277 | 8988ae89 | bellard | #define CPUID_PSE36 (1 << 17) |
278 | a049de61 | bellard | #define CPUID_PN (1 << 18) |
279 | 8f091a59 | bellard | #define CPUID_CLFLUSH (1 << 19) |
280 | a049de61 | bellard | #define CPUID_DTS (1 << 21) |
281 | a049de61 | bellard | #define CPUID_ACPI (1 << 22) |
282 | 14ce26e7 | bellard | #define CPUID_MMX (1 << 23) |
283 | 14ce26e7 | bellard | #define CPUID_FXSR (1 << 24) |
284 | 14ce26e7 | bellard | #define CPUID_SSE (1 << 25) |
285 | 14ce26e7 | bellard | #define CPUID_SSE2 (1 << 26) |
286 | a049de61 | bellard | #define CPUID_SS (1 << 27) |
287 | a049de61 | bellard | #define CPUID_HT (1 << 28) |
288 | a049de61 | bellard | #define CPUID_TM (1 << 29) |
289 | a049de61 | bellard | #define CPUID_IA64 (1 << 30) |
290 | a049de61 | bellard | #define CPUID_PBE (1 << 31) |
291 | 14ce26e7 | bellard | |
292 | 465e9838 | bellard | #define CPUID_EXT_SSE3 (1 << 0) |
293 | 9df217a3 | bellard | #define CPUID_EXT_MONITOR (1 << 3) |
294 | a049de61 | bellard | #define CPUID_EXT_DSCPL (1 << 4) |
295 | a049de61 | bellard | #define CPUID_EXT_VMX (1 << 5) |
296 | a049de61 | bellard | #define CPUID_EXT_SMX (1 << 6) |
297 | a049de61 | bellard | #define CPUID_EXT_EST (1 << 7) |
298 | a049de61 | bellard | #define CPUID_EXT_TM2 (1 << 8) |
299 | a049de61 | bellard | #define CPUID_EXT_SSSE3 (1 << 9) |
300 | a049de61 | bellard | #define CPUID_EXT_CID (1 << 10) |
301 | 9df217a3 | bellard | #define CPUID_EXT_CX16 (1 << 13) |
302 | a049de61 | bellard | #define CPUID_EXT_XTPR (1 << 14) |
303 | a049de61 | bellard | #define CPUID_EXT_DCA (1 << 17) |
304 | a049de61 | bellard | #define CPUID_EXT_POPCNT (1 << 22) |
305 | 9df217a3 | bellard | |
306 | 9df217a3 | bellard | #define CPUID_EXT2_SYSCALL (1 << 11) |
307 | a049de61 | bellard | #define CPUID_EXT2_MP (1 << 19) |
308 | 9df217a3 | bellard | #define CPUID_EXT2_NX (1 << 20) |
309 | a049de61 | bellard | #define CPUID_EXT2_MMXEXT (1 << 22) |
310 | 8d9bfc2b | bellard | #define CPUID_EXT2_FFXSR (1 << 25) |
311 | a049de61 | bellard | #define CPUID_EXT2_PDPE1GB (1 << 26) |
312 | a049de61 | bellard | #define CPUID_EXT2_RDTSCP (1 << 27) |
313 | 9df217a3 | bellard | #define CPUID_EXT2_LM (1 << 29) |
314 | a049de61 | bellard | #define CPUID_EXT2_3DNOWEXT (1 << 30) |
315 | a049de61 | bellard | #define CPUID_EXT2_3DNOW (1 << 31) |
316 | 9df217a3 | bellard | |
317 | a049de61 | bellard | #define CPUID_EXT3_LAHF_LM (1 << 0) |
318 | a049de61 | bellard | #define CPUID_EXT3_CMP_LEG (1 << 1) |
319 | 0573fbfc | ths | #define CPUID_EXT3_SVM (1 << 2) |
320 | a049de61 | bellard | #define CPUID_EXT3_EXTAPIC (1 << 3) |
321 | a049de61 | bellard | #define CPUID_EXT3_CR8LEG (1 << 4) |
322 | a049de61 | bellard | #define CPUID_EXT3_ABM (1 << 5) |
323 | a049de61 | bellard | #define CPUID_EXT3_SSE4A (1 << 6) |
324 | a049de61 | bellard | #define CPUID_EXT3_MISALIGNSSE (1 << 7) |
325 | a049de61 | bellard | #define CPUID_EXT3_3DNOWPREFETCH (1 << 8) |
326 | a049de61 | bellard | #define CPUID_EXT3_OSVW (1 << 9) |
327 | a049de61 | bellard | #define CPUID_EXT3_IBS (1 << 10) |
328 | 872929aa | bellard | #define CPUID_EXT3_SKINIT (1 << 12) |
329 | 0573fbfc | ths | |
330 | 2c0262af | bellard | #define EXCP00_DIVZ 0 |
331 | 2c0262af | bellard | #define EXCP01_SSTP 1 |
332 | 2c0262af | bellard | #define EXCP02_NMI 2 |
333 | 2c0262af | bellard | #define EXCP03_INT3 3 |
334 | 2c0262af | bellard | #define EXCP04_INTO 4 |
335 | 2c0262af | bellard | #define EXCP05_BOUND 5 |
336 | 2c0262af | bellard | #define EXCP06_ILLOP 6 |
337 | 2c0262af | bellard | #define EXCP07_PREX 7 |
338 | 2c0262af | bellard | #define EXCP08_DBLE 8 |
339 | 2c0262af | bellard | #define EXCP09_XERR 9 |
340 | 2c0262af | bellard | #define EXCP0A_TSS 10 |
341 | 2c0262af | bellard | #define EXCP0B_NOSEG 11 |
342 | 2c0262af | bellard | #define EXCP0C_STACK 12 |
343 | 2c0262af | bellard | #define EXCP0D_GPF 13 |
344 | 2c0262af | bellard | #define EXCP0E_PAGE 14 |
345 | 2c0262af | bellard | #define EXCP10_COPR 16 |
346 | 2c0262af | bellard | #define EXCP11_ALGN 17 |
347 | 2c0262af | bellard | #define EXCP12_MCHK 18 |
348 | 2c0262af | bellard | |
349 | d2fd1af7 | bellard | #define EXCP_SYSCALL 0x100 /* only happens in user only emulation |
350 | d2fd1af7 | bellard | for syscall instruction */
|
351 | d2fd1af7 | bellard | |
352 | 2c0262af | bellard | enum {
|
353 | 2c0262af | bellard | CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */
|
354 | 2c0262af | bellard | CC_OP_EFLAGS, /* all cc are explicitely computed, CC_SRC = flags */
|
355 | d36cd60e | bellard | |
356 | d36cd60e | bellard | CC_OP_MULB, /* modify all flags, C, O = (CC_SRC != 0) */
|
357 | d36cd60e | bellard | CC_OP_MULW, |
358 | d36cd60e | bellard | CC_OP_MULL, |
359 | 14ce26e7 | bellard | CC_OP_MULQ, |
360 | 2c0262af | bellard | |
361 | 2c0262af | bellard | CC_OP_ADDB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
362 | 2c0262af | bellard | CC_OP_ADDW, |
363 | 2c0262af | bellard | CC_OP_ADDL, |
364 | 14ce26e7 | bellard | CC_OP_ADDQ, |
365 | 2c0262af | bellard | |
366 | 2c0262af | bellard | CC_OP_ADCB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
367 | 2c0262af | bellard | CC_OP_ADCW, |
368 | 2c0262af | bellard | CC_OP_ADCL, |
369 | 14ce26e7 | bellard | CC_OP_ADCQ, |
370 | 2c0262af | bellard | |
371 | 2c0262af | bellard | CC_OP_SUBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
372 | 2c0262af | bellard | CC_OP_SUBW, |
373 | 2c0262af | bellard | CC_OP_SUBL, |
374 | 14ce26e7 | bellard | CC_OP_SUBQ, |
375 | 2c0262af | bellard | |
376 | 2c0262af | bellard | CC_OP_SBBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
|
377 | 2c0262af | bellard | CC_OP_SBBW, |
378 | 2c0262af | bellard | CC_OP_SBBL, |
379 | 14ce26e7 | bellard | CC_OP_SBBQ, |
380 | 2c0262af | bellard | |
381 | 2c0262af | bellard | CC_OP_LOGICB, /* modify all flags, CC_DST = res */
|
382 | 2c0262af | bellard | CC_OP_LOGICW, |
383 | 2c0262af | bellard | CC_OP_LOGICL, |
384 | 14ce26e7 | bellard | CC_OP_LOGICQ, |
385 | 2c0262af | bellard | |
386 | 2c0262af | bellard | CC_OP_INCB, /* modify all flags except, CC_DST = res, CC_SRC = C */
|
387 | 2c0262af | bellard | CC_OP_INCW, |
388 | 2c0262af | bellard | CC_OP_INCL, |
389 | 14ce26e7 | bellard | CC_OP_INCQ, |
390 | 2c0262af | bellard | |
391 | 2c0262af | bellard | CC_OP_DECB, /* modify all flags except, CC_DST = res, CC_SRC = C */
|
392 | 2c0262af | bellard | CC_OP_DECW, |
393 | 2c0262af | bellard | CC_OP_DECL, |
394 | 14ce26e7 | bellard | CC_OP_DECQ, |
395 | 2c0262af | bellard | |
396 | 6b652794 | bellard | CC_OP_SHLB, /* modify all flags, CC_DST = res, CC_SRC.msb = C */
|
397 | 2c0262af | bellard | CC_OP_SHLW, |
398 | 2c0262af | bellard | CC_OP_SHLL, |
399 | 14ce26e7 | bellard | CC_OP_SHLQ, |
400 | 2c0262af | bellard | |
401 | 2c0262af | bellard | CC_OP_SARB, /* modify all flags, CC_DST = res, CC_SRC.lsb = C */
|
402 | 2c0262af | bellard | CC_OP_SARW, |
403 | 2c0262af | bellard | CC_OP_SARL, |
404 | 14ce26e7 | bellard | CC_OP_SARQ, |
405 | 2c0262af | bellard | |
406 | 2c0262af | bellard | CC_OP_NB, |
407 | 2c0262af | bellard | }; |
408 | 2c0262af | bellard | |
409 | 7a0e1f41 | bellard | #ifdef FLOATX80
|
410 | 2c0262af | bellard | #define USE_X86LDOUBLE
|
411 | 2c0262af | bellard | #endif
|
412 | 2c0262af | bellard | |
413 | 2c0262af | bellard | #ifdef USE_X86LDOUBLE
|
414 | 7a0e1f41 | bellard | typedef floatx80 CPU86_LDouble;
|
415 | 2c0262af | bellard | #else
|
416 | 7a0e1f41 | bellard | typedef float64 CPU86_LDouble;
|
417 | 2c0262af | bellard | #endif
|
418 | 2c0262af | bellard | |
419 | 2c0262af | bellard | typedef struct SegmentCache { |
420 | 2c0262af | bellard | uint32_t selector; |
421 | 14ce26e7 | bellard | target_ulong base; |
422 | 2c0262af | bellard | uint32_t limit; |
423 | 2c0262af | bellard | uint32_t flags; |
424 | 2c0262af | bellard | } SegmentCache; |
425 | 2c0262af | bellard | |
426 | 826461bb | bellard | typedef union { |
427 | 664e0f19 | bellard | uint8_t _b[16];
|
428 | 664e0f19 | bellard | uint16_t _w[8];
|
429 | 664e0f19 | bellard | uint32_t _l[4];
|
430 | 664e0f19 | bellard | uint64_t _q[2];
|
431 | 7a0e1f41 | bellard | float32 _s[4];
|
432 | 7a0e1f41 | bellard | float64 _d[2];
|
433 | 14ce26e7 | bellard | } XMMReg; |
434 | 14ce26e7 | bellard | |
435 | 826461bb | bellard | typedef union { |
436 | 826461bb | bellard | uint8_t _b[8];
|
437 | a35f3ec7 | aurel32 | uint16_t _w[4];
|
438 | a35f3ec7 | aurel32 | uint32_t _l[2];
|
439 | a35f3ec7 | aurel32 | float32 _s[2];
|
440 | 826461bb | bellard | uint64_t q; |
441 | 826461bb | bellard | } MMXReg; |
442 | 826461bb | bellard | |
443 | 826461bb | bellard | #ifdef WORDS_BIGENDIAN
|
444 | 826461bb | bellard | #define XMM_B(n) _b[15 - (n)] |
445 | 826461bb | bellard | #define XMM_W(n) _w[7 - (n)] |
446 | 826461bb | bellard | #define XMM_L(n) _l[3 - (n)] |
447 | 664e0f19 | bellard | #define XMM_S(n) _s[3 - (n)] |
448 | 826461bb | bellard | #define XMM_Q(n) _q[1 - (n)] |
449 | 664e0f19 | bellard | #define XMM_D(n) _d[1 - (n)] |
450 | 826461bb | bellard | |
451 | 826461bb | bellard | #define MMX_B(n) _b[7 - (n)] |
452 | 826461bb | bellard | #define MMX_W(n) _w[3 - (n)] |
453 | 826461bb | bellard | #define MMX_L(n) _l[1 - (n)] |
454 | a35f3ec7 | aurel32 | #define MMX_S(n) _s[1 - (n)] |
455 | 826461bb | bellard | #else
|
456 | 826461bb | bellard | #define XMM_B(n) _b[n]
|
457 | 826461bb | bellard | #define XMM_W(n) _w[n]
|
458 | 826461bb | bellard | #define XMM_L(n) _l[n]
|
459 | 664e0f19 | bellard | #define XMM_S(n) _s[n]
|
460 | 826461bb | bellard | #define XMM_Q(n) _q[n]
|
461 | 664e0f19 | bellard | #define XMM_D(n) _d[n]
|
462 | 826461bb | bellard | |
463 | 826461bb | bellard | #define MMX_B(n) _b[n]
|
464 | 826461bb | bellard | #define MMX_W(n) _w[n]
|
465 | 826461bb | bellard | #define MMX_L(n) _l[n]
|
466 | a35f3ec7 | aurel32 | #define MMX_S(n) _s[n]
|
467 | 826461bb | bellard | #endif
|
468 | 664e0f19 | bellard | #define MMX_Q(n) q
|
469 | 826461bb | bellard | |
470 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
471 | 14ce26e7 | bellard | #define CPU_NB_REGS 16 |
472 | 14ce26e7 | bellard | #else
|
473 | 14ce26e7 | bellard | #define CPU_NB_REGS 8 |
474 | 14ce26e7 | bellard | #endif
|
475 | 14ce26e7 | bellard | |
476 | 6ebbf390 | j_mayer | #define NB_MMU_MODES 2 |
477 | 6ebbf390 | j_mayer | |
478 | 2c0262af | bellard | typedef struct CPUX86State { |
479 | 2c0262af | bellard | /* standard registers */
|
480 | 14ce26e7 | bellard | target_ulong regs[CPU_NB_REGS]; |
481 | 14ce26e7 | bellard | target_ulong eip; |
482 | 14ce26e7 | bellard | target_ulong eflags; /* eflags register. During CPU emulation, CC
|
483 | 2c0262af | bellard | flags and DF are set to zero because they are
|
484 | 2c0262af | bellard | stored elsewhere */
|
485 | 2c0262af | bellard | |
486 | 2c0262af | bellard | /* emulator internal eflags handling */
|
487 | 14ce26e7 | bellard | target_ulong cc_src; |
488 | 14ce26e7 | bellard | target_ulong cc_dst; |
489 | 2c0262af | bellard | uint32_t cc_op; |
490 | 2c0262af | bellard | int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */
|
491 | 2c0262af | bellard | uint32_t hflags; /* hidden flags, see HF_xxx constants */
|
492 | 2c0262af | bellard | |
493 | 9df217a3 | bellard | /* segments */
|
494 | 9df217a3 | bellard | SegmentCache segs[6]; /* selector values */ |
495 | 9df217a3 | bellard | SegmentCache ldt; |
496 | 9df217a3 | bellard | SegmentCache tr; |
497 | 9df217a3 | bellard | SegmentCache gdt; /* only base and limit are used */
|
498 | 9df217a3 | bellard | SegmentCache idt; /* only base and limit are used */
|
499 | 9df217a3 | bellard | |
500 | 3d575329 | balrog | target_ulong cr[9]; /* NOTE: cr1, cr5-7 are unused */ |
501 | 0ba5f006 | aurel32 | uint64_t a20_mask; |
502 | 9df217a3 | bellard | |
503 | 2c0262af | bellard | /* FPU state */
|
504 | 2c0262af | bellard | unsigned int fpstt; /* top of stack index */ |
505 | 2c0262af | bellard | unsigned int fpus; |
506 | 2c0262af | bellard | unsigned int fpuc; |
507 | 2c0262af | bellard | uint8_t fptags[8]; /* 0 = valid, 1 = empty */ |
508 | 664e0f19 | bellard | union {
|
509 | 664e0f19 | bellard | #ifdef USE_X86LDOUBLE
|
510 | 664e0f19 | bellard | CPU86_LDouble d __attribute__((aligned(16)));
|
511 | 664e0f19 | bellard | #else
|
512 | 664e0f19 | bellard | CPU86_LDouble d; |
513 | 664e0f19 | bellard | #endif
|
514 | 664e0f19 | bellard | MMXReg mmx; |
515 | 664e0f19 | bellard | } fpregs[8];
|
516 | 2c0262af | bellard | |
517 | 2c0262af | bellard | /* emulator internal variables */
|
518 | 7a0e1f41 | bellard | float_status fp_status; |
519 | 2c0262af | bellard | CPU86_LDouble ft0; |
520 | 3b46e624 | ths | |
521 | a35f3ec7 | aurel32 | float_status mmx_status; /* for 3DNow! float ops */
|
522 | 7a0e1f41 | bellard | float_status sse_status; |
523 | 664e0f19 | bellard | uint32_t mxcsr; |
524 | 14ce26e7 | bellard | XMMReg xmm_regs[CPU_NB_REGS]; |
525 | 14ce26e7 | bellard | XMMReg xmm_t0; |
526 | 664e0f19 | bellard | MMXReg mmx_t0; |
527 | 1e4840bf | bellard | target_ulong cc_tmp; /* temporary for rcr/rcl */
|
528 | 14ce26e7 | bellard | |
529 | 2c0262af | bellard | /* sysenter registers */
|
530 | 2c0262af | bellard | uint32_t sysenter_cs; |
531 | 2c0262af | bellard | uint32_t sysenter_esp; |
532 | 2c0262af | bellard | uint32_t sysenter_eip; |
533 | 8d9bfc2b | bellard | uint64_t efer; |
534 | 8d9bfc2b | bellard | uint64_t star; |
535 | 0573fbfc | ths | |
536 | 0573fbfc | ths | target_phys_addr_t vm_hsave; |
537 | 0573fbfc | ths | target_phys_addr_t vm_vmcb; |
538 | 0573fbfc | ths | uint64_t intercept; |
539 | 0573fbfc | ths | uint16_t intercept_cr_read; |
540 | 0573fbfc | ths | uint16_t intercept_cr_write; |
541 | 0573fbfc | ths | uint16_t intercept_dr_read; |
542 | 0573fbfc | ths | uint16_t intercept_dr_write; |
543 | 0573fbfc | ths | uint32_t intercept_exceptions; |
544 | 0573fbfc | ths | |
545 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
546 | 14ce26e7 | bellard | target_ulong lstar; |
547 | 14ce26e7 | bellard | target_ulong cstar; |
548 | 14ce26e7 | bellard | target_ulong fmask; |
549 | 14ce26e7 | bellard | target_ulong kernelgsbase; |
550 | 14ce26e7 | bellard | #endif
|
551 | 58fe2f10 | bellard | |
552 | 8f091a59 | bellard | uint64_t pat; |
553 | 8f091a59 | bellard | |
554 | 2c0262af | bellard | /* exception/interrupt handling */
|
555 | 2c0262af | bellard | int error_code;
|
556 | 2c0262af | bellard | int exception_is_int;
|
557 | 826461bb | bellard | target_ulong exception_next_eip; |
558 | 14ce26e7 | bellard | target_ulong dr[8]; /* debug registers */ |
559 | 3b21e03e | bellard | uint32_t smbase; |
560 | 5fafdf24 | ths | int interrupt_request;
|
561 | 2c0262af | bellard | int user_mode_only; /* user mode only simulation */ |
562 | 678dde13 | ths | int old_exception; /* exception in flight */ |
563 | 2c0262af | bellard | |
564 | a316d335 | bellard | CPU_COMMON |
565 | 2c0262af | bellard | |
566 | 14ce26e7 | bellard | /* processor features (e.g. for CPUID insn) */
|
567 | 8d9bfc2b | bellard | uint32_t cpuid_level; |
568 | 14ce26e7 | bellard | uint32_t cpuid_vendor1; |
569 | 14ce26e7 | bellard | uint32_t cpuid_vendor2; |
570 | 14ce26e7 | bellard | uint32_t cpuid_vendor3; |
571 | 14ce26e7 | bellard | uint32_t cpuid_version; |
572 | 14ce26e7 | bellard | uint32_t cpuid_features; |
573 | 9df217a3 | bellard | uint32_t cpuid_ext_features; |
574 | 8d9bfc2b | bellard | uint32_t cpuid_xlevel; |
575 | 8d9bfc2b | bellard | uint32_t cpuid_model[12];
|
576 | 8d9bfc2b | bellard | uint32_t cpuid_ext2_features; |
577 | 0573fbfc | ths | uint32_t cpuid_ext3_features; |
578 | eae7629b | ths | uint32_t cpuid_apic_id; |
579 | 3b46e624 | ths | |
580 | 9df217a3 | bellard | #ifdef USE_KQEMU
|
581 | 9df217a3 | bellard | int kqemu_enabled;
|
582 | f1c85677 | bellard | int last_io_time;
|
583 | 9df217a3 | bellard | #endif
|
584 | 14ce26e7 | bellard | /* in order to simplify APIC support, we leave this pointer to the
|
585 | 14ce26e7 | bellard | user */
|
586 | 14ce26e7 | bellard | struct APICState *apic_state;
|
587 | 2c0262af | bellard | } CPUX86State; |
588 | 2c0262af | bellard | |
589 | aaed909a | bellard | CPUX86State *cpu_x86_init(const char *cpu_model); |
590 | 2c0262af | bellard | int cpu_x86_exec(CPUX86State *s);
|
591 | 2c0262af | bellard | void cpu_x86_close(CPUX86State *s);
|
592 | a049de61 | bellard | void x86_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, |
593 | a049de61 | bellard | ...)); |
594 | d720b93d | bellard | int cpu_get_pic_interrupt(CPUX86State *s);
|
595 | 2ee73ac3 | bellard | /* MSDOS compatibility mode FPU exception support */
|
596 | 2ee73ac3 | bellard | void cpu_set_ferr(CPUX86State *s);
|
597 | 2c0262af | bellard | |
598 | 2c0262af | bellard | /* this function must always be used to load data in the segment
|
599 | 2c0262af | bellard | cache: it synchronizes the hflags with the segment cache values */
|
600 | 5fafdf24 | ths | static inline void cpu_x86_load_seg_cache(CPUX86State *env, |
601 | 2c0262af | bellard | int seg_reg, unsigned int selector, |
602 | 8988ae89 | bellard | target_ulong base, |
603 | 5fafdf24 | ths | unsigned int limit, |
604 | 2c0262af | bellard | unsigned int flags) |
605 | 2c0262af | bellard | { |
606 | 2c0262af | bellard | SegmentCache *sc; |
607 | 2c0262af | bellard | unsigned int new_hflags; |
608 | 3b46e624 | ths | |
609 | 2c0262af | bellard | sc = &env->segs[seg_reg]; |
610 | 2c0262af | bellard | sc->selector = selector; |
611 | 2c0262af | bellard | sc->base = base; |
612 | 2c0262af | bellard | sc->limit = limit; |
613 | 2c0262af | bellard | sc->flags = flags; |
614 | 2c0262af | bellard | |
615 | 2c0262af | bellard | /* update the hidden flags */
|
616 | 14ce26e7 | bellard | { |
617 | 14ce26e7 | bellard | if (seg_reg == R_CS) {
|
618 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
619 | 14ce26e7 | bellard | if ((env->hflags & HF_LMA_MASK) && (flags & DESC_L_MASK)) {
|
620 | 14ce26e7 | bellard | /* long mode */
|
621 | 14ce26e7 | bellard | env->hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK; |
622 | 14ce26e7 | bellard | env->hflags &= ~(HF_ADDSEG_MASK); |
623 | 5fafdf24 | ths | } else
|
624 | 14ce26e7 | bellard | #endif
|
625 | 14ce26e7 | bellard | { |
626 | 14ce26e7 | bellard | /* legacy / compatibility case */
|
627 | 14ce26e7 | bellard | new_hflags = (env->segs[R_CS].flags & DESC_B_MASK) |
628 | 14ce26e7 | bellard | >> (DESC_B_SHIFT - HF_CS32_SHIFT); |
629 | 14ce26e7 | bellard | env->hflags = (env->hflags & ~(HF_CS32_MASK | HF_CS64_MASK)) | |
630 | 14ce26e7 | bellard | new_hflags; |
631 | 14ce26e7 | bellard | } |
632 | 14ce26e7 | bellard | } |
633 | 14ce26e7 | bellard | new_hflags = (env->segs[R_SS].flags & DESC_B_MASK) |
634 | 14ce26e7 | bellard | >> (DESC_B_SHIFT - HF_SS32_SHIFT); |
635 | 14ce26e7 | bellard | if (env->hflags & HF_CS64_MASK) {
|
636 | 14ce26e7 | bellard | /* zero base assumed for DS, ES and SS in long mode */
|
637 | 5fafdf24 | ths | } else if (!(env->cr[0] & CR0_PE_MASK) || |
638 | 735a8fd3 | bellard | (env->eflags & VM_MASK) || |
639 | 735a8fd3 | bellard | !(env->hflags & HF_CS32_MASK)) { |
640 | 14ce26e7 | bellard | /* XXX: try to avoid this test. The problem comes from the
|
641 | 14ce26e7 | bellard | fact that is real mode or vm86 mode we only modify the
|
642 | 14ce26e7 | bellard | 'base' and 'selector' fields of the segment cache to go
|
643 | 14ce26e7 | bellard | faster. A solution may be to force addseg to one in
|
644 | 14ce26e7 | bellard | translate-i386.c. */
|
645 | 14ce26e7 | bellard | new_hflags |= HF_ADDSEG_MASK; |
646 | 14ce26e7 | bellard | } else {
|
647 | 5fafdf24 | ths | new_hflags |= ((env->segs[R_DS].base | |
648 | 735a8fd3 | bellard | env->segs[R_ES].base | |
649 | 5fafdf24 | ths | env->segs[R_SS].base) != 0) <<
|
650 | 14ce26e7 | bellard | HF_ADDSEG_SHIFT; |
651 | 14ce26e7 | bellard | } |
652 | 5fafdf24 | ths | env->hflags = (env->hflags & |
653 | 14ce26e7 | bellard | ~(HF_SS32_MASK | HF_ADDSEG_MASK)) | new_hflags; |
654 | 2c0262af | bellard | } |
655 | 2c0262af | bellard | } |
656 | 2c0262af | bellard | |
657 | 2c0262af | bellard | /* wrapper, just in case memory mappings must be changed */
|
658 | 2c0262af | bellard | static inline void cpu_x86_set_cpl(CPUX86State *s, int cpl) |
659 | 2c0262af | bellard | { |
660 | 2c0262af | bellard | #if HF_CPL_MASK == 3 |
661 | 2c0262af | bellard | s->hflags = (s->hflags & ~HF_CPL_MASK) | cpl; |
662 | 2c0262af | bellard | #else
|
663 | 2c0262af | bellard | #error HF_CPL_MASK is hardcoded
|
664 | 2c0262af | bellard | #endif
|
665 | 2c0262af | bellard | } |
666 | 2c0262af | bellard | |
667 | 1f1af9fd | bellard | /* used for debug or cpu save/restore */
|
668 | 1f1af9fd | bellard | void cpu_get_fp80(uint64_t *pmant, uint16_t *pexp, CPU86_LDouble f);
|
669 | 1f1af9fd | bellard | CPU86_LDouble cpu_set_fp80(uint64_t mant, uint16_t upper); |
670 | 1f1af9fd | bellard | |
671 | 2c0262af | bellard | /* the following helpers are only usable in user mode simulation as
|
672 | 2c0262af | bellard | they can trigger unexpected exceptions */
|
673 | 2c0262af | bellard | void cpu_x86_load_seg(CPUX86State *s, int seg_reg, int selector); |
674 | 6f12a2a6 | bellard | void cpu_x86_fsave(CPUX86State *s, target_ulong ptr, int data32); |
675 | 6f12a2a6 | bellard | void cpu_x86_frstor(CPUX86State *s, target_ulong ptr, int data32); |
676 | 2c0262af | bellard | |
677 | 2c0262af | bellard | /* you can call this signal handler from your SIGBUS and SIGSEGV
|
678 | 2c0262af | bellard | signal handlers to inform the virtual CPU of exceptions. non zero
|
679 | 2c0262af | bellard | is returned if the signal was handled by the virtual CPU. */
|
680 | 5fafdf24 | ths | int cpu_x86_signal_handler(int host_signum, void *pinfo, |
681 | 2c0262af | bellard | void *puc);
|
682 | 461c0471 | bellard | void cpu_x86_set_a20(CPUX86State *env, int a20_state); |
683 | 2c0262af | bellard | |
684 | 28ab0e2e | bellard | uint64_t cpu_get_tsc(CPUX86State *env); |
685 | 28ab0e2e | bellard | |
686 | 14ce26e7 | bellard | void cpu_set_apic_base(CPUX86State *env, uint64_t val);
|
687 | 14ce26e7 | bellard | uint64_t cpu_get_apic_base(CPUX86State *env); |
688 | 9230e66e | bellard | void cpu_set_apic_tpr(CPUX86State *env, uint8_t val);
|
689 | 9230e66e | bellard | #ifndef NO_CPU_IO_DEFS
|
690 | 9230e66e | bellard | uint8_t cpu_get_apic_tpr(CPUX86State *env); |
691 | 9230e66e | bellard | #endif
|
692 | 3b21e03e | bellard | void cpu_smm_update(CPUX86State *env);
|
693 | 14ce26e7 | bellard | |
694 | 64a595f2 | bellard | /* will be suppressed */
|
695 | 64a595f2 | bellard | void cpu_x86_update_cr0(CPUX86State *env, uint32_t new_cr0);
|
696 | 64a595f2 | bellard | |
697 | 2c0262af | bellard | /* used to debug */
|
698 | 2c0262af | bellard | #define X86_DUMP_FPU 0x0001 /* dump FPU state too */ |
699 | 2c0262af | bellard | #define X86_DUMP_CCOP 0x0002 /* dump qemu flag cache */ |
700 | 2c0262af | bellard | |
701 | f1c85677 | bellard | #ifdef USE_KQEMU
|
702 | f1c85677 | bellard | static inline int cpu_get_time_fast(void) |
703 | f1c85677 | bellard | { |
704 | f1c85677 | bellard | int low, high;
|
705 | f1c85677 | bellard | asm volatile("rdtsc" : "=a" (low), "=d" (high)); |
706 | f1c85677 | bellard | return low;
|
707 | f1c85677 | bellard | } |
708 | f1c85677 | bellard | #endif
|
709 | f1c85677 | bellard | |
710 | 2c0262af | bellard | #define TARGET_PAGE_BITS 12 |
711 | 9467d44c | ths | |
712 | 9467d44c | ths | #define CPUState CPUX86State
|
713 | 9467d44c | ths | #define cpu_init cpu_x86_init
|
714 | 9467d44c | ths | #define cpu_exec cpu_x86_exec
|
715 | 9467d44c | ths | #define cpu_gen_code cpu_x86_gen_code
|
716 | 9467d44c | ths | #define cpu_signal_handler cpu_x86_signal_handler
|
717 | a049de61 | bellard | #define cpu_list x86_cpu_list
|
718 | 9467d44c | ths | |
719 | 6ebbf390 | j_mayer | /* MMU modes definitions */
|
720 | 6ebbf390 | j_mayer | #define MMU_MODE0_SUFFIX _kernel
|
721 | 6ebbf390 | j_mayer | #define MMU_MODE1_SUFFIX _user
|
722 | 6ebbf390 | j_mayer | #define MMU_USER_IDX 1 |
723 | 6ebbf390 | j_mayer | static inline int cpu_mmu_index (CPUState *env) |
724 | 6ebbf390 | j_mayer | { |
725 | 6ebbf390 | j_mayer | return (env->hflags & HF_CPL_MASK) == 3 ? 1 : 0; |
726 | 6ebbf390 | j_mayer | } |
727 | 6ebbf390 | j_mayer | |
728 | 26a5f13b | bellard | void optimize_flags_init(void); |
729 | 26a5f13b | bellard | |
730 | b6abf97d | bellard | typedef struct CCTable { |
731 | b6abf97d | bellard | int (*compute_all)(void); /* return all the flags */ |
732 | b6abf97d | bellard | int (*compute_c)(void); /* return the C flag */ |
733 | b6abf97d | bellard | } CCTable; |
734 | b6abf97d | bellard | |
735 | b6abf97d | bellard | extern CCTable cc_table[];
|
736 | b6abf97d | bellard | |
737 | 6e68e076 | pbrook | #if defined(CONFIG_USER_ONLY)
|
738 | 6e68e076 | pbrook | static inline void cpu_clone_regs(CPUState *env, target_ulong newsp) |
739 | 6e68e076 | pbrook | { |
740 | f8ed7070 | pbrook | if (newsp)
|
741 | 6e68e076 | pbrook | env->regs[R_ESP] = newsp; |
742 | 6e68e076 | pbrook | env->regs[R_EAX] = 0;
|
743 | 6e68e076 | pbrook | } |
744 | 6e68e076 | pbrook | #endif
|
745 | 6e68e076 | pbrook | |
746 | 2c0262af | bellard | #include "cpu-all.h" |
747 | 2c0262af | bellard | |
748 | 0573fbfc | ths | #include "svm.h" |
749 | 0573fbfc | ths | |
750 | 2c0262af | bellard | #endif /* CPU_I386_H */ |