root / target-sparc / cpu.h @ f8ed7070
History | View | Annotate | Download (12.4 kB)
1 | 7a3f1944 | bellard | #ifndef CPU_SPARC_H
|
---|---|---|---|
2 | 7a3f1944 | bellard | #define CPU_SPARC_H
|
3 | 7a3f1944 | bellard | |
4 | af7bf89b | bellard | #include "config.h" |
5 | af7bf89b | bellard | |
6 | af7bf89b | bellard | #if !defined(TARGET_SPARC64)
|
7 | 3cf1e035 | bellard | #define TARGET_LONG_BITS 32 |
8 | af7bf89b | bellard | #define TARGET_FPREGS 32 |
9 | 83469015 | bellard | #define TARGET_PAGE_BITS 12 /* 4k */ |
10 | af7bf89b | bellard | #else
|
11 | af7bf89b | bellard | #define TARGET_LONG_BITS 64 |
12 | af7bf89b | bellard | #define TARGET_FPREGS 64 |
13 | 33b37802 | blueswir1 | #define TARGET_PAGE_BITS 13 /* 8k */ |
14 | af7bf89b | bellard | #endif
|
15 | 3cf1e035 | bellard | |
16 | 92b72cbc | blueswir1 | #define TARGET_PHYS_ADDR_BITS 64 |
17 | 92b72cbc | blueswir1 | |
18 | 7a3f1944 | bellard | #include "cpu-defs.h" |
19 | 7a3f1944 | bellard | |
20 | 7a0e1f41 | bellard | #include "softfloat.h" |
21 | 7a0e1f41 | bellard | |
22 | 1fddef4b | bellard | #define TARGET_HAS_ICE 1 |
23 | 1fddef4b | bellard | |
24 | 9042c0e2 | ths | #if !defined(TARGET_SPARC64)
|
25 | 0f8a249a | blueswir1 | #define ELF_MACHINE EM_SPARC
|
26 | 9042c0e2 | ths | #else
|
27 | 0f8a249a | blueswir1 | #define ELF_MACHINE EM_SPARCV9
|
28 | 9042c0e2 | ths | #endif
|
29 | 9042c0e2 | ths | |
30 | 7a3f1944 | bellard | /*#define EXCP_INTERRUPT 0x100*/
|
31 | 7a3f1944 | bellard | |
32 | cf495bcf | bellard | /* trap definitions */
|
33 | 3475187d | bellard | #ifndef TARGET_SPARC64
|
34 | 878d3096 | bellard | #define TT_TFAULT 0x01 |
35 | cf495bcf | bellard | #define TT_ILL_INSN 0x02 |
36 | e8af50a3 | bellard | #define TT_PRIV_INSN 0x03 |
37 | e80cfcfc | bellard | #define TT_NFPU_INSN 0x04 |
38 | cf495bcf | bellard | #define TT_WIN_OVF 0x05 |
39 | 5fafdf24 | ths | #define TT_WIN_UNF 0x06 |
40 | d2889a3e | blueswir1 | #define TT_UNALIGNED 0x07 |
41 | e8af50a3 | bellard | #define TT_FP_EXCP 0x08 |
42 | 878d3096 | bellard | #define TT_DFAULT 0x09 |
43 | e32f879d | blueswir1 | #define TT_TOVF 0x0a |
44 | 878d3096 | bellard | #define TT_EXTINT 0x10 |
45 | 1b2e93c1 | blueswir1 | #define TT_CODE_ACCESS 0x21 |
46 | 64a88d5d | blueswir1 | #define TT_UNIMP_FLUSH 0x25 |
47 | b4f0a316 | blueswir1 | #define TT_DATA_ACCESS 0x29 |
48 | cf495bcf | bellard | #define TT_DIV_ZERO 0x2a |
49 | fcc72045 | blueswir1 | #define TT_NCP_INSN 0x24 |
50 | cf495bcf | bellard | #define TT_TRAP 0x80 |
51 | 3475187d | bellard | #else
|
52 | 3475187d | bellard | #define TT_TFAULT 0x08 |
53 | 83469015 | bellard | #define TT_TMISS 0x09 |
54 | 1b2e93c1 | blueswir1 | #define TT_CODE_ACCESS 0x0a |
55 | 3475187d | bellard | #define TT_ILL_INSN 0x10 |
56 | 64a88d5d | blueswir1 | #define TT_UNIMP_FLUSH TT_ILL_INSN
|
57 | 3475187d | bellard | #define TT_PRIV_INSN 0x11 |
58 | 3475187d | bellard | #define TT_NFPU_INSN 0x20 |
59 | 3475187d | bellard | #define TT_FP_EXCP 0x21 |
60 | e32f879d | blueswir1 | #define TT_TOVF 0x23 |
61 | 3475187d | bellard | #define TT_CLRWIN 0x24 |
62 | 3475187d | bellard | #define TT_DIV_ZERO 0x28 |
63 | 3475187d | bellard | #define TT_DFAULT 0x30 |
64 | 83469015 | bellard | #define TT_DMISS 0x31 |
65 | b4f0a316 | blueswir1 | #define TT_DATA_ACCESS 0x32 |
66 | b4f0a316 | blueswir1 | #define TT_DPROT 0x33 |
67 | d2889a3e | blueswir1 | #define TT_UNALIGNED 0x34 |
68 | 83469015 | bellard | #define TT_PRIV_ACT 0x37 |
69 | 3475187d | bellard | #define TT_EXTINT 0x40 |
70 | 3475187d | bellard | #define TT_SPILL 0x80 |
71 | 3475187d | bellard | #define TT_FILL 0xc0 |
72 | 3475187d | bellard | #define TT_WOTHER 0x10 |
73 | 3475187d | bellard | #define TT_TRAP 0x100 |
74 | 3475187d | bellard | #endif
|
75 | 7a3f1944 | bellard | |
76 | 4b8b8b76 | blueswir1 | #define PSR_NEG_SHIFT 23 |
77 | 4b8b8b76 | blueswir1 | #define PSR_NEG (1 << PSR_NEG_SHIFT) |
78 | 4b8b8b76 | blueswir1 | #define PSR_ZERO_SHIFT 22 |
79 | 4b8b8b76 | blueswir1 | #define PSR_ZERO (1 << PSR_ZERO_SHIFT) |
80 | 4b8b8b76 | blueswir1 | #define PSR_OVF_SHIFT 21 |
81 | 4b8b8b76 | blueswir1 | #define PSR_OVF (1 << PSR_OVF_SHIFT) |
82 | 4b8b8b76 | blueswir1 | #define PSR_CARRY_SHIFT 20 |
83 | 4b8b8b76 | blueswir1 | #define PSR_CARRY (1 << PSR_CARRY_SHIFT) |
84 | e8af50a3 | bellard | #define PSR_ICC (PSR_NEG|PSR_ZERO|PSR_OVF|PSR_CARRY)
|
85 | e80cfcfc | bellard | #define PSR_EF (1<<12) |
86 | e80cfcfc | bellard | #define PSR_PIL 0xf00 |
87 | e8af50a3 | bellard | #define PSR_S (1<<7) |
88 | e8af50a3 | bellard | #define PSR_PS (1<<6) |
89 | e8af50a3 | bellard | #define PSR_ET (1<<5) |
90 | e8af50a3 | bellard | #define PSR_CWP 0x1f |
91 | e8af50a3 | bellard | |
92 | e8af50a3 | bellard | /* Trap base register */
|
93 | e8af50a3 | bellard | #define TBR_BASE_MASK 0xfffff000 |
94 | e8af50a3 | bellard | |
95 | 3475187d | bellard | #if defined(TARGET_SPARC64)
|
96 | 83469015 | bellard | #define PS_IG (1<<11) |
97 | 83469015 | bellard | #define PS_MG (1<<10) |
98 | 6ef905f6 | blueswir1 | #define PS_RMO (1<<7) |
99 | 83469015 | bellard | #define PS_RED (1<<5) |
100 | 3475187d | bellard | #define PS_PEF (1<<4) |
101 | 3475187d | bellard | #define PS_AM (1<<3) |
102 | 3475187d | bellard | #define PS_PRIV (1<<2) |
103 | 3475187d | bellard | #define PS_IE (1<<1) |
104 | 83469015 | bellard | #define PS_AG (1<<0) |
105 | a80dde08 | bellard | |
106 | a80dde08 | bellard | #define FPRS_FEF (1<<2) |
107 | 6f27aba6 | blueswir1 | |
108 | 6f27aba6 | blueswir1 | #define HS_PRIV (1<<2) |
109 | 3475187d | bellard | #endif
|
110 | 3475187d | bellard | |
111 | e8af50a3 | bellard | /* Fcc */
|
112 | e8af50a3 | bellard | #define FSR_RD1 (1<<31) |
113 | e8af50a3 | bellard | #define FSR_RD0 (1<<30) |
114 | e8af50a3 | bellard | #define FSR_RD_MASK (FSR_RD1 | FSR_RD0)
|
115 | e8af50a3 | bellard | #define FSR_RD_NEAREST 0 |
116 | e8af50a3 | bellard | #define FSR_RD_ZERO FSR_RD0
|
117 | e8af50a3 | bellard | #define FSR_RD_POS FSR_RD1
|
118 | e8af50a3 | bellard | #define FSR_RD_NEG (FSR_RD1 | FSR_RD0)
|
119 | e8af50a3 | bellard | |
120 | e8af50a3 | bellard | #define FSR_NVM (1<<27) |
121 | e8af50a3 | bellard | #define FSR_OFM (1<<26) |
122 | e8af50a3 | bellard | #define FSR_UFM (1<<25) |
123 | e8af50a3 | bellard | #define FSR_DZM (1<<24) |
124 | e8af50a3 | bellard | #define FSR_NXM (1<<23) |
125 | e8af50a3 | bellard | #define FSR_TEM_MASK (FSR_NVM | FSR_OFM | FSR_UFM | FSR_DZM | FSR_NXM)
|
126 | e8af50a3 | bellard | |
127 | e8af50a3 | bellard | #define FSR_NVA (1<<9) |
128 | e8af50a3 | bellard | #define FSR_OFA (1<<8) |
129 | e8af50a3 | bellard | #define FSR_UFA (1<<7) |
130 | e8af50a3 | bellard | #define FSR_DZA (1<<6) |
131 | e8af50a3 | bellard | #define FSR_NXA (1<<5) |
132 | e8af50a3 | bellard | #define FSR_AEXC_MASK (FSR_NVA | FSR_OFA | FSR_UFA | FSR_DZA | FSR_NXA)
|
133 | e8af50a3 | bellard | |
134 | e8af50a3 | bellard | #define FSR_NVC (1<<4) |
135 | e8af50a3 | bellard | #define FSR_OFC (1<<3) |
136 | e8af50a3 | bellard | #define FSR_UFC (1<<2) |
137 | e8af50a3 | bellard | #define FSR_DZC (1<<1) |
138 | e8af50a3 | bellard | #define FSR_NXC (1<<0) |
139 | e8af50a3 | bellard | #define FSR_CEXC_MASK (FSR_NVC | FSR_OFC | FSR_UFC | FSR_DZC | FSR_NXC)
|
140 | e8af50a3 | bellard | |
141 | e8af50a3 | bellard | #define FSR_FTT2 (1<<16) |
142 | e8af50a3 | bellard | #define FSR_FTT1 (1<<15) |
143 | e8af50a3 | bellard | #define FSR_FTT0 (1<<14) |
144 | e8af50a3 | bellard | #define FSR_FTT_MASK (FSR_FTT2 | FSR_FTT1 | FSR_FTT0)
|
145 | e80cfcfc | bellard | #define FSR_FTT_IEEE_EXCP (1 << 14) |
146 | e80cfcfc | bellard | #define FSR_FTT_UNIMPFPOP (3 << 14) |
147 | 9143e598 | blueswir1 | #define FSR_FTT_SEQ_ERROR (4 << 14) |
148 | e80cfcfc | bellard | #define FSR_FTT_INVAL_FPR (6 << 14) |
149 | e8af50a3 | bellard | |
150 | 4b8b8b76 | blueswir1 | #define FSR_FCC1_SHIFT 11 |
151 | 4b8b8b76 | blueswir1 | #define FSR_FCC1 (1 << FSR_FCC1_SHIFT) |
152 | 4b8b8b76 | blueswir1 | #define FSR_FCC0_SHIFT 10 |
153 | 4b8b8b76 | blueswir1 | #define FSR_FCC0 (1 << FSR_FCC0_SHIFT) |
154 | e8af50a3 | bellard | |
155 | e8af50a3 | bellard | /* MMU */
|
156 | 0f8a249a | blueswir1 | #define MMU_E (1<<0) |
157 | 0f8a249a | blueswir1 | #define MMU_NF (1<<1) |
158 | e8af50a3 | bellard | |
159 | e8af50a3 | bellard | #define PTE_ENTRYTYPE_MASK 3 |
160 | e8af50a3 | bellard | #define PTE_ACCESS_MASK 0x1c |
161 | e8af50a3 | bellard | #define PTE_ACCESS_SHIFT 2 |
162 | 8d5f07fa | bellard | #define PTE_PPN_SHIFT 7 |
163 | e8af50a3 | bellard | #define PTE_ADDR_MASK 0xffffff00 |
164 | e8af50a3 | bellard | |
165 | 0f8a249a | blueswir1 | #define PG_ACCESSED_BIT 5 |
166 | 0f8a249a | blueswir1 | #define PG_MODIFIED_BIT 6 |
167 | e8af50a3 | bellard | #define PG_CACHE_BIT 7 |
168 | e8af50a3 | bellard | |
169 | e8af50a3 | bellard | #define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT) |
170 | e8af50a3 | bellard | #define PG_MODIFIED_MASK (1 << PG_MODIFIED_BIT) |
171 | e8af50a3 | bellard | #define PG_CACHE_MASK (1 << PG_CACHE_BIT) |
172 | e8af50a3 | bellard | |
173 | 1d6e34fd | bellard | /* 2 <= NWINDOWS <= 32. In QEMU it must also be a power of two. */
|
174 | 1d6e34fd | bellard | #define NWINDOWS 8 |
175 | cf495bcf | bellard | |
176 | 6f27aba6 | blueswir1 | #if !defined(TARGET_SPARC64)
|
177 | 6ebbf390 | j_mayer | #define NB_MMU_MODES 2 |
178 | 6f27aba6 | blueswir1 | #else
|
179 | 6f27aba6 | blueswir1 | #define NB_MMU_MODES 3 |
180 | 375ee38b | blueswir1 | typedef struct trap_state { |
181 | 375ee38b | blueswir1 | uint64_t tpc; |
182 | 375ee38b | blueswir1 | uint64_t tnpc; |
183 | 375ee38b | blueswir1 | uint64_t tstate; |
184 | 375ee38b | blueswir1 | uint32_t tt; |
185 | 375ee38b | blueswir1 | } trap_state; |
186 | 6f27aba6 | blueswir1 | #endif
|
187 | 6ebbf390 | j_mayer | |
188 | 7a3f1944 | bellard | typedef struct CPUSPARCState { |
189 | af7bf89b | bellard | target_ulong gregs[8]; /* general registers */ |
190 | af7bf89b | bellard | target_ulong *regwptr; /* pointer to current register window */
|
191 | af7bf89b | bellard | target_ulong pc; /* program counter */
|
192 | af7bf89b | bellard | target_ulong npc; /* next program counter */
|
193 | af7bf89b | bellard | target_ulong y; /* multiply/divide register */
|
194 | dc99a3f2 | blueswir1 | |
195 | dc99a3f2 | blueswir1 | /* emulator internal flags handling */
|
196 | d9bdab86 | blueswir1 | target_ulong cc_src, cc_src2; |
197 | dc99a3f2 | blueswir1 | target_ulong cc_dst; |
198 | dc99a3f2 | blueswir1 | |
199 | 7c60cc4b | bellard | target_ulong t0, t1; /* temporaries live across basic blocks */
|
200 | 7c60cc4b | bellard | target_ulong cond; /* conditional branch result (XXX: save it in a
|
201 | 7c60cc4b | bellard | temporary register when possible) */
|
202 | 7c60cc4b | bellard | |
203 | cf495bcf | bellard | uint32_t psr; /* processor state register */
|
204 | 3475187d | bellard | target_ulong fsr; /* FPU state register */
|
205 | 7c60cc4b | bellard | float32 fpr[TARGET_FPREGS]; /* floating point registers */
|
206 | cf495bcf | bellard | uint32_t cwp; /* index of current register window (extracted
|
207 | cf495bcf | bellard | from PSR) */
|
208 | cf495bcf | bellard | uint32_t wim; /* window invalid mask */
|
209 | 3475187d | bellard | target_ulong tbr; /* trap base register */
|
210 | e8af50a3 | bellard | int psrs; /* supervisor mode (extracted from PSR) */ |
211 | e8af50a3 | bellard | int psrps; /* previous supervisor mode */ |
212 | e8af50a3 | bellard | int psret; /* enable traps */ |
213 | 327ac2e7 | blueswir1 | uint32_t psrpil; /* interrupt blocking level */
|
214 | 327ac2e7 | blueswir1 | uint32_t pil_in; /* incoming interrupt level bitmap */
|
215 | e80cfcfc | bellard | int psref; /* enable fpu */ |
216 | 62724a37 | blueswir1 | target_ulong version; |
217 | cf495bcf | bellard | int user_mode_only;
|
218 | cf495bcf | bellard | int interrupt_index;
|
219 | cf495bcf | bellard | int interrupt_request;
|
220 | 6d5f237a | blueswir1 | uint32_t mmu_bm; |
221 | 3deaeab7 | blueswir1 | uint32_t mmu_ctpr_mask; |
222 | 3deaeab7 | blueswir1 | uint32_t mmu_cxr_mask; |
223 | 3deaeab7 | blueswir1 | uint32_t mmu_sfsr_mask; |
224 | 3deaeab7 | blueswir1 | uint32_t mmu_trcr_mask; |
225 | cf495bcf | bellard | /* NOTE: we allow 8 more registers to handle wrapping */
|
226 | af7bf89b | bellard | target_ulong regbase[NWINDOWS * 16 + 8]; |
227 | d720b93d | bellard | |
228 | a316d335 | bellard | CPU_COMMON |
229 | a316d335 | bellard | |
230 | e8af50a3 | bellard | /* MMU regs */
|
231 | 3475187d | bellard | #if defined(TARGET_SPARC64)
|
232 | 3475187d | bellard | uint64_t lsu; |
233 | 3475187d | bellard | #define DMMU_E 0x8 |
234 | 3475187d | bellard | #define IMMU_E 0x4 |
235 | 3475187d | bellard | uint64_t immuregs[16];
|
236 | 3475187d | bellard | uint64_t dmmuregs[16];
|
237 | 3475187d | bellard | uint64_t itlb_tag[64];
|
238 | 3475187d | bellard | uint64_t itlb_tte[64];
|
239 | 3475187d | bellard | uint64_t dtlb_tag[64];
|
240 | 3475187d | bellard | uint64_t dtlb_tte[64];
|
241 | 3475187d | bellard | #else
|
242 | 3dd9a152 | blueswir1 | uint32_t mmuregs[32];
|
243 | 952a328f | blueswir1 | uint64_t mxccdata[4];
|
244 | 952a328f | blueswir1 | uint64_t mxccregs[8];
|
245 | 3ebf5aaf | blueswir1 | uint64_t prom_addr; |
246 | 3475187d | bellard | #endif
|
247 | e8af50a3 | bellard | /* temporary float registers */
|
248 | 65ce8c2f | bellard | float32 ft0, ft1; |
249 | 65ce8c2f | bellard | float64 dt0, dt1; |
250 | 1f587329 | blueswir1 | float128 qt0, qt1; |
251 | 7a0e1f41 | bellard | float_status fp_status; |
252 | af7bf89b | bellard | #if defined(TARGET_SPARC64)
|
253 | 3475187d | bellard | #define MAXTL 4 |
254 | 375ee38b | blueswir1 | trap_state *tsptr; |
255 | 375ee38b | blueswir1 | trap_state ts[MAXTL]; |
256 | 0f8a249a | blueswir1 | uint32_t xcc; /* Extended integer condition codes */
|
257 | 3475187d | bellard | uint32_t asi; |
258 | 3475187d | bellard | uint32_t pstate; |
259 | 3475187d | bellard | uint32_t tl; |
260 | 3475187d | bellard | uint32_t cansave, canrestore, otherwin, wstate, cleanwin; |
261 | 83469015 | bellard | uint64_t agregs[8]; /* alternate general registers */ |
262 | 83469015 | bellard | uint64_t bgregs[8]; /* backup for normal global registers */ |
263 | 83469015 | bellard | uint64_t igregs[8]; /* interrupt general registers */ |
264 | 83469015 | bellard | uint64_t mgregs[8]; /* mmu general registers */ |
265 | 3475187d | bellard | uint64_t fprs; |
266 | 83469015 | bellard | uint64_t tick_cmpr, stick_cmpr; |
267 | 20c9f095 | blueswir1 | void *tick, *stick;
|
268 | 725cb90b | bellard | uint64_t gsr; |
269 | e9ebed4d | blueswir1 | uint32_t gl; // UA2005
|
270 | e9ebed4d | blueswir1 | /* UA 2005 hyperprivileged registers */
|
271 | e9ebed4d | blueswir1 | uint64_t hpstate, htstate[MAXTL], hintp, htba, hver, hstick_cmpr, ssr; |
272 | 20c9f095 | blueswir1 | void *hstick; // UA 2005 |
273 | 3475187d | bellard | #endif
|
274 | 64a88d5d | blueswir1 | uint32_t features; |
275 | 7a3f1944 | bellard | } CPUSPARCState; |
276 | 64a88d5d | blueswir1 | |
277 | 64a88d5d | blueswir1 | #define CPU_FEATURE_FLOAT (1 << 0) |
278 | 64a88d5d | blueswir1 | #define CPU_FEATURE_FLOAT128 (1 << 1) |
279 | 64a88d5d | blueswir1 | #define CPU_FEATURE_SWAP (1 << 2) |
280 | 64a88d5d | blueswir1 | #define CPU_FEATURE_MUL (1 << 3) |
281 | 64a88d5d | blueswir1 | #define CPU_FEATURE_DIV (1 << 4) |
282 | 64a88d5d | blueswir1 | #define CPU_FEATURE_FLUSH (1 << 5) |
283 | 64a88d5d | blueswir1 | #define CPU_FEATURE_FSQRT (1 << 6) |
284 | 64a88d5d | blueswir1 | #define CPU_FEATURE_FMUL (1 << 7) |
285 | 64a88d5d | blueswir1 | #define CPU_FEATURE_VIS1 (1 << 8) |
286 | 64a88d5d | blueswir1 | #define CPU_FEATURE_VIS2 (1 << 9) |
287 | e30b4678 | blueswir1 | #define CPU_FEATURE_FSMULD (1 << 10) |
288 | 64a88d5d | blueswir1 | #ifndef TARGET_SPARC64
|
289 | 64a88d5d | blueswir1 | #define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | \
|
290 | 64a88d5d | blueswir1 | CPU_FEATURE_MUL | CPU_FEATURE_DIV | \ |
291 | 64a88d5d | blueswir1 | CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | \ |
292 | e30b4678 | blueswir1 | CPU_FEATURE_FMUL | CPU_FEATURE_FSMULD) |
293 | 64a88d5d | blueswir1 | #else
|
294 | 64a88d5d | blueswir1 | #define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | \
|
295 | 64a88d5d | blueswir1 | CPU_FEATURE_MUL | CPU_FEATURE_DIV | \ |
296 | 64a88d5d | blueswir1 | CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | \ |
297 | 64a88d5d | blueswir1 | CPU_FEATURE_FMUL | CPU_FEATURE_VIS1 | \ |
298 | e30b4678 | blueswir1 | CPU_FEATURE_VIS2 | CPU_FEATURE_FSMULD) |
299 | 64a88d5d | blueswir1 | #endif
|
300 | 64a88d5d | blueswir1 | |
301 | 3475187d | bellard | #if defined(TARGET_SPARC64)
|
302 | 3475187d | bellard | #define GET_FSR32(env) (env->fsr & 0xcfc1ffff) |
303 | 0f8a249a | blueswir1 | #define PUT_FSR32(env, val) do { uint32_t _tmp = val; \ |
304 | 0f8a249a | blueswir1 | env->fsr = (_tmp & 0xcfc1c3ff) | (env->fsr & 0x3f00000000ULL); \ |
305 | 3475187d | bellard | } while (0) |
306 | 3475187d | bellard | #define GET_FSR64(env) (env->fsr & 0x3fcfc1ffffULL) |
307 | 0f8a249a | blueswir1 | #define PUT_FSR64(env, val) do { uint64_t _tmp = val; \ |
308 | 0f8a249a | blueswir1 | env->fsr = _tmp & 0x3fcfc1c3ffULL; \
|
309 | 3475187d | bellard | } while (0) |
310 | 3475187d | bellard | #else
|
311 | 3475187d | bellard | #define GET_FSR32(env) (env->fsr)
|
312 | 3e736bf4 | blueswir1 | #define PUT_FSR32(env, val) do { uint32_t _tmp = val; \ |
313 | 9143e598 | blueswir1 | env->fsr = (_tmp & 0xcfc1dfff) | (env->fsr & 0x000e0000); \ |
314 | 3475187d | bellard | } while (0) |
315 | 3475187d | bellard | #endif
|
316 | 7a3f1944 | bellard | |
317 | aaed909a | bellard | CPUSPARCState *cpu_sparc_init(const char *cpu_model); |
318 | c48fcb47 | blueswir1 | void gen_intermediate_code_init(CPUSPARCState *env);
|
319 | 7a3f1944 | bellard | int cpu_sparc_exec(CPUSPARCState *s);
|
320 | 62724a37 | blueswir1 | void sparc_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, |
321 | 62724a37 | blueswir1 | ...)); |
322 | aaed909a | bellard | void cpu_sparc_set_id(CPUSPARCState *env, unsigned int cpu); |
323 | 7a3f1944 | bellard | |
324 | 62724a37 | blueswir1 | #define GET_PSR(env) (env->version | (env->psr & PSR_ICC) | \
|
325 | 0f8a249a | blueswir1 | (env->psref? PSR_EF : 0) | \
|
326 | 0f8a249a | blueswir1 | (env->psrpil << 8) | \
|
327 | 0f8a249a | blueswir1 | (env->psrs? PSR_S : 0) | \
|
328 | 0f8a249a | blueswir1 | (env->psrps? PSR_PS : 0) | \
|
329 | 0f8a249a | blueswir1 | (env->psret? PSR_ET : 0) | env->cwp)
|
330 | b4ff5987 | bellard | |
331 | b4ff5987 | bellard | #ifndef NO_CPU_IO_DEFS
|
332 | b4ff5987 | bellard | void cpu_set_cwp(CPUSPARCState *env1, int new_cwp); |
333 | b4ff5987 | bellard | #endif
|
334 | b4ff5987 | bellard | |
335 | 0f8a249a | blueswir1 | #define PUT_PSR(env, val) do { int _tmp = val; \ |
336 | 0f8a249a | blueswir1 | env->psr = _tmp & PSR_ICC; \ |
337 | 0f8a249a | blueswir1 | env->psref = (_tmp & PSR_EF)? 1 : 0; \ |
338 | 0f8a249a | blueswir1 | env->psrpil = (_tmp & PSR_PIL) >> 8; \
|
339 | 0f8a249a | blueswir1 | env->psrs = (_tmp & PSR_S)? 1 : 0; \ |
340 | 0f8a249a | blueswir1 | env->psrps = (_tmp & PSR_PS)? 1 : 0; \ |
341 | 0f8a249a | blueswir1 | env->psret = (_tmp & PSR_ET)? 1 : 0; \ |
342 | d4218d99 | blueswir1 | cpu_set_cwp(env, _tmp & PSR_CWP); \ |
343 | b4ff5987 | bellard | } while (0) |
344 | b4ff5987 | bellard | |
345 | 3475187d | bellard | #ifdef TARGET_SPARC64
|
346 | 17d996e1 | blueswir1 | #define GET_CCR(env) (((env->xcc >> 20) << 4) | ((env->psr & PSR_ICC) >> 20)) |
347 | 0f8a249a | blueswir1 | #define PUT_CCR(env, val) do { int _tmp = val; \ |
348 | 77f193da | blueswir1 | env->xcc = (_tmp >> 4) << 20; \ |
349 | 0f8a249a | blueswir1 | env->psr = (_tmp & 0xf) << 20; \ |
350 | 3475187d | bellard | } while (0) |
351 | 17d996e1 | blueswir1 | #define GET_CWP64(env) (NWINDOWS - 1 - (env)->cwp) |
352 | 8f1f22f6 | blueswir1 | #define PUT_CWP64(env, val) \
|
353 | 8f1f22f6 | blueswir1 | cpu_set_cwp(env, NWINDOWS - 1 - ((val) & (NWINDOWS - 1))) |
354 | 17d996e1 | blueswir1 | |
355 | 3475187d | bellard | #endif
|
356 | 3475187d | bellard | |
357 | 5a7b542b | ths | int cpu_sparc_signal_handler(int host_signum, void *pinfo, void *puc); |
358 | 5dcb6b91 | blueswir1 | void do_unassigned_access(target_phys_addr_t addr, int is_write, int is_exec, |
359 | 6c36d3fa | blueswir1 | int is_asi);
|
360 | 327ac2e7 | blueswir1 | void cpu_check_irqs(CPUSPARCState *env);
|
361 | 7a3f1944 | bellard | |
362 | 9467d44c | ths | #define CPUState CPUSPARCState
|
363 | 9467d44c | ths | #define cpu_init cpu_sparc_init
|
364 | 9467d44c | ths | #define cpu_exec cpu_sparc_exec
|
365 | 9467d44c | ths | #define cpu_gen_code cpu_sparc_gen_code
|
366 | 9467d44c | ths | #define cpu_signal_handler cpu_sparc_signal_handler
|
367 | c732abe2 | j_mayer | #define cpu_list sparc_cpu_list
|
368 | 9467d44c | ths | |
369 | 6ebbf390 | j_mayer | /* MMU modes definitions */
|
370 | 6f27aba6 | blueswir1 | #define MMU_MODE0_SUFFIX _user
|
371 | 6f27aba6 | blueswir1 | #define MMU_MODE1_SUFFIX _kernel
|
372 | 6f27aba6 | blueswir1 | #ifdef TARGET_SPARC64
|
373 | 6f27aba6 | blueswir1 | #define MMU_MODE2_SUFFIX _hypv
|
374 | 6f27aba6 | blueswir1 | #endif
|
375 | 9e31b9e2 | blueswir1 | #define MMU_USER_IDX 0 |
376 | 9e31b9e2 | blueswir1 | #define MMU_KERNEL_IDX 1 |
377 | 9e31b9e2 | blueswir1 | #define MMU_HYPV_IDX 2 |
378 | 9e31b9e2 | blueswir1 | |
379 | 22548760 | blueswir1 | static inline int cpu_mmu_index(CPUState *env1) |
380 | 6ebbf390 | j_mayer | { |
381 | 6f27aba6 | blueswir1 | #if defined(CONFIG_USER_ONLY)
|
382 | 9e31b9e2 | blueswir1 | return MMU_USER_IDX;
|
383 | 6f27aba6 | blueswir1 | #elif !defined(TARGET_SPARC64)
|
384 | 22548760 | blueswir1 | return env1->psrs;
|
385 | 6f27aba6 | blueswir1 | #else
|
386 | 22548760 | blueswir1 | if (!env1->psrs)
|
387 | 9e31b9e2 | blueswir1 | return MMU_USER_IDX;
|
388 | 22548760 | blueswir1 | else if ((env1->hpstate & HS_PRIV) == 0) |
389 | 9e31b9e2 | blueswir1 | return MMU_KERNEL_IDX;
|
390 | 6f27aba6 | blueswir1 | else
|
391 | 9e31b9e2 | blueswir1 | return MMU_HYPV_IDX;
|
392 | 6f27aba6 | blueswir1 | #endif
|
393 | 6f27aba6 | blueswir1 | } |
394 | 6f27aba6 | blueswir1 | |
395 | 22548760 | blueswir1 | static inline int cpu_fpu_enabled(CPUState *env1) |
396 | 6f27aba6 | blueswir1 | { |
397 | 6f27aba6 | blueswir1 | #if defined(CONFIG_USER_ONLY)
|
398 | 6f27aba6 | blueswir1 | return 1; |
399 | 6f27aba6 | blueswir1 | #elif !defined(TARGET_SPARC64)
|
400 | 22548760 | blueswir1 | return env1->psref;
|
401 | 6f27aba6 | blueswir1 | #else
|
402 | 22548760 | blueswir1 | return ((env1->pstate & PS_PEF) != 0) && ((env1->fprs & FPRS_FEF) != 0); |
403 | 6f27aba6 | blueswir1 | #endif
|
404 | 6ebbf390 | j_mayer | } |
405 | 6ebbf390 | j_mayer | |
406 | 6e68e076 | pbrook | #if defined(CONFIG_USER_ONLY)
|
407 | 6e68e076 | pbrook | static inline void cpu_clone_regs(CPUState *env, target_ulong newsp) |
408 | 6e68e076 | pbrook | { |
409 | f8ed7070 | pbrook | if (newsp)
|
410 | 6e68e076 | pbrook | env->regwptr[22] = newsp;
|
411 | 6e68e076 | pbrook | env->regwptr[0] = 0; |
412 | 6e68e076 | pbrook | /* FIXME: Do we also need to clear CF? */
|
413 | 6e68e076 | pbrook | /* XXXXX */
|
414 | 6e68e076 | pbrook | printf ("HELPME: %s:%d\n", __FILE__, __LINE__);
|
415 | 6e68e076 | pbrook | } |
416 | 6e68e076 | pbrook | #endif
|
417 | 6e68e076 | pbrook | |
418 | 7a3f1944 | bellard | #include "cpu-all.h" |
419 | 7a3f1944 | bellard | |
420 | 7a3f1944 | bellard | #endif |