Revision fb79ceb9 target-sparc/cpu.h

b/target-sparc/cpu.h
238 238
    uint64_t itlb_tte[64];
239 239
    uint64_t dtlb_tag[64];
240 240
    uint64_t dtlb_tte[64];
241
    uint32_t mmu_version;
241 242
#else
242 243
    uint32_t mmuregs[32];
243 244
    uint64_t mxccdata[4];
......
285 286
#define CPU_FEATURE_VIS1     (1 << 8)
286 287
#define CPU_FEATURE_VIS2     (1 << 9)
287 288
#define CPU_FEATURE_FSMULD   (1 << 10)
289
#define CPU_FEATURE_HYPV     (1 << 11)
290
#define CPU_FEATURE_CMT      (1 << 12)
291
#define CPU_FEATURE_GL       (1 << 13)
288 292
#ifndef TARGET_SPARC64
289 293
#define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP |  \
290 294
                              CPU_FEATURE_MUL | CPU_FEATURE_DIV |     \
......
296 300
                              CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | \
297 301
                              CPU_FEATURE_FMUL | CPU_FEATURE_VIS1 |   \
298 302
                              CPU_FEATURE_VIS2 | CPU_FEATURE_FSMULD)
303
enum {
304
    mmu_us_12, // Ultrasparc < III (64 entry TLB)
305
    mmu_us_3,  // Ultrasparc III (512 entry TLB)
306
    mmu_us_4,  // Ultrasparc IV (several TLBs, 32 and 256MB pages)
307
    mmu_sun4v, // T1, T2
308
};
299 309
#endif
300 310

  
301 311
#if defined(TARGET_SPARC64)

Also available in: Unified diff